VLSI Performance Comparison of Banyan and Crossbar Communications Networks

IEEE Transactions on Computers

Volumn C-30, Issue 4, 1981, Pages 283-291

  Franklin, Mark A ^a  

^a WASHINGTON UNIVERSITY   (United States)

Author keywords

Banyan network; communication networks; crossbar networks; multiprocessor networks; space time product; VLSI

Indexed keywords

COMPUTERS, MICROPROCESSOR;

COMPUTER SYSTEMS, DIGITAL;

EID: 0019007750     PISSN: 00189340     EISSN: None     Source Type: Journal    
DOI: 10.1109/TC.1981.1675776     Document Type: Article

References (23)

1. C. Clos, “A study of non-blocking switching networks,” Bell Syst. Tech. J., vol. 32, pp. 406–424, Mar. 1953.
2. V. E. Benes, Mathematical Theory of Connecting Networks and Telephone Traffic. New York: Academic, 1965.
3. A. Waksman, “Permutation networks,” J. Ass. Comput. Mach., vol. l5, pp. 159–163, Jan. 1968.
4. K. E. Batcher, “Sorting networks and their applications,” in Proc. Spring Joint Comput. Conf., 1968, pp. 307–314.
5. D. C. Opferman and N. T. Tsao-Wu, “On a class of rearrangeable switching networks. Part 1: Control algorithm,” Bell Syst. Tech. J., vol. 50, pp. 1579–1600, May-June 1971.
6. D. G. Cantor, “On non-blocking switching networks,” Networks, vol. l, pp. 367–377, Winter 1971.
7. D. H. Lawrie, “Access and alignment of data in an array processor,” IEEE Trans. Comput., vol. C-24, pp. 1145–1155, Dec. 1975.
8. I. A. Davidson and J. A. Field, “Design criteria for a switch for a multiprocessor computing system,” in Proc. 1975 Sagamore Comput. Conf. Parallel Processing, Syracuse Univ., Syracuse, NY, Aug. 1975, pp. 110–114.
9. K. Y. Wen and D. H. Lawrie, “Effectiveness of some processor/memory interconnections,” in Proc. 1976 Int. Conf. Parallel Processing, Wayne State Univ., Detroit, MI, Aug. 1976, pp. 283–292.
10. R. C. Pearce and J. C. Majithia, “Upper bounds on the performance of some processor-memory interconnections,” in Proc. 1976 Int. Conf. Parallel Processing, Wayne State Univ., Detroit, MI, Aug. 1976, p. 303.
11. H. J. Siegel, “Analysis techniques for SIMD machine interconnection networks and the effects of processor address masks,” IEEE Trans. Electron. Comput., vol. EC-26, pp. 153–161, Feb. 1977.
12. J. H. Patel, “Processor-memory interconnections for multiprocessors,” in Proc. 6th Annu. Symp. Comput. Arch., Apr. 1979, pp. 168–177.
13. N. Pippenger, “On crossbar switching networks,” IEEE Trans. Commun., vol. COM-23, pp. 646–659, June 1975.
14. S. H. Kahn, “Design of a modular crossbar network for a multiprocessor,” M.S. thesis, Dep. Elec. Eng., Washington Univ., St. Louis, MO, 1978.
15. M. A. Franklin, S. A. Kahn, and M. J. Stucki, “Design issues in the development of a modular multiprocessor communications network,” in Proc. 6th Annu. Symp. Comput. Arch., Apr. 1979, pp. 182–187.
16. L. R. Goke and G. J. Lipovski, “Banyan networks for partitioning multiprocessor systems,” in Proc. 1st Annu. Symp. Comput. Arch., Univ. of Florida, Gainesville, FL, 1973, pp. 21–28.
17. C. Mead and L. Conway, Introduction to VLSI Systems. Reading, MA: Addison-Wesley, 1979.
18. W. Lonergam and P. King, “Design of the B5000 system,” in Computer Structures: Readings and Examples, C. G. Bell and A. Newell, Eds. New York: McGraw-Hill 1971.
19. W. A. Wulf and C. G. Bell, “C. mmp-A multi-mini-processor,” in Proc. AFIPS Conf., Fall 1972.
20. P. N. Turcu, “Modeling analysis of switch interconnection networks,” Ph.D. dissertation, Dep. of Comput. Sci., Washington Univ., St. Louis, MO, 1979.
21. M. Cutler and Y. Shiloach, “Permutation layout,” Networks, vol. 8, pp. 253–278, 1978.
22. C. A. Mead and M. Rem, “Cost and performance of VLSI computing structures,” IEEE J. Solid-State Circuits, vol. SC-14, Apr. 1979.
23. M. A. Franklin, “VLSI performance comparison of banyan and crossbar communications networks,” in Proc. Workshop Interconnection Networks, Purdue Univ., Apr. 1980, pp. 20–28.