메뉴 건너뛰기




Volumn 26, Issue 6, 1979, Pages 882-885

A High-Speed Low-Power Hi-CMOS 4K Static RAM

Author keywords

[No Author keywords available]

Indexed keywords

SEMICONDUCTOR; TRANSISTOR, BIPOLAR;

EID: 0018480071     PISSN: 00189383     EISSN: 15579646     Source Type: Journal    
DOI: 10.1109/T-ED.1979.19513     Document Type: Article
Times cited : (11)

References (9)
  • 2
    • 0017523953 scopus 로고
    • H-MOS scales traditional devices to higher performance level
    • R. Pashley, K. Kokonnen, E. Boleky, R. Jecmen, S. Liu, and W. Owen, “H-MOS scales traditional devices to higher performance level,” Electron., 94–99, 18, 1977.
    • (1977) Electron. , vol.18 , pp. 94-99
    • Pashley, R.1    Kokonnen, K.2    Boleky, E.3    Jecmen, R.4    Liu, S.5    Owen, W.6
  • 5
    • 0017546406 scopus 로고
    • A high speed bulk CMOS C2L microprocessor
    • Oct.
    • A. Dingwall, R. Stricker, and J. Sinniger, “A high speed bulk CMOS C 2 L microprocessor,” IEEE J. Solid-State Circuits, vol. SC-12, no. 5, pp. 457–462, Oct. 1977.
    • (1977) IEEE J. Solid-State Circuits , vol.SC-12 , Issue.5 , pp. 457-462
    • Dingwall, A.1    Stricker, R.2    Sinniger, J.3
  • 8
    • 85024330568 scopus 로고
    • A monolithic junction FET NPN operational amplifier
    • Feb.
    • G. Wilson, “A monolithic junction FET NPN operational amplifier, ISSCC Dig. Tech. Papers, pp. 20–21, Feb. 1968.
    • (1968) ISSCC Dig. Tech. Papers , pp. 20-21
    • Wilson, G.1
  • 9
    • 0014596187 scopus 로고
    • Complementary MOS- bipolar transistor structure
    • Nov.
    • H. Lin, J. Ho, R. Iyer, and K. Kwong, “Complementary MOS- bipolar transistor structure,” IEEE Trans. Electron Devices, vol. ED-16, pp. 945–951, Nov. 1969.
    • (1969) IEEE Trans. Electron Devices , vol.ED-16 , pp. 945-951
    • Lin, H.1    Ho, J.2    Iyer, R.3    Kwong, K.4


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.