The Use of Threshold Functions and Boolean-Controlled Network Elements for Macromodeling of LSI Circuits

IEEE Journal of Solid-State Circuits

Volumn 13, Issue 3, 1978, Pages 326-332

  Arnout, Guido ^a   De Man, Hugo J ^a  

^a UNIVERSITY OF LEUVEN   (Belgium)

Author keywords

[No Author keywords available]

Indexed keywords

ELECTRIC NETWORKS, COMMUNICATION - COMPUTER SIMULATION;

MACROMODELING;

INTEGRATED CIRCUITS;

EID: 0017983767     PISSN: 00189200     EISSN: 1558173X     Source Type: Journal    
DOI: 10.1109/JSSC.1978.1051048     Document Type: Article

References (18)

1. “CC-TEGAS3: Test generation and simulation system,” available from Control Data Corp., HQC02C, P.O. Box 0, Minneapolis, MN 55440.
2. S. G. Chappel et al., “Lamp: Logic-circuit simulators,” Bell Syst. Tech. J., vol. 53, pp. 1451–1476,1974.
3. P. Wilcox and A. Rombeck, “F/LOGIC-An interactive fault and logic simulator for digital circuits,” in Proc. 13th ACM Design Automation Workshop, 1976, pp. 68–73.
4. D. A. Hodges et al., “Potential of MOS technologies for analog integrated circuits,” in ESSCIRC, Dig. Tech. Papers, UIm, Germany, 1977, pp. 43–47.
5. J. R. Greenbaum, “Digital IC models for computer-aided design,” Electronics, pp. 121–125, Dec. 1973.
6. G. R. Boyle et al., “Macromodeling of integrated circuit operational amplifiers,” IEEE J. Solid-State Circuits, vol. SC-9, pp. 353–364, Dec. 1974.
7. M. Y. Hsuen and D. O. Pederson, “An improved circuit approach for macromodeling digital circuits,” in Proc. IEEE Int. Symp. on Circuits and Syst., 1977, pp. 696–699.
8. N. B. Rabbat et al., “A computer modeling approach for LSI digital structures,” IEEE Trans. Electron Devices, vol. ED-22, pp. 523–531, Aug. 1975.
9. B. R. Chawla et al., “MOTIS-An MOS timing simulator,” IEEE Trans. Circuits and Syst.,vol. CAS-22, pp. 901–909, Dec. 1975.
10. S. P. Fan et al., “MOTIS-C: A new circuit simulator for MOS LSI circuits,” in Proc. IEEE Int. Symp. on Circuits and Syst., 1977, pp. 700–703.
11. C. W. Ho et al., “The modified nodal approach to network analysis,” IEEE Trans. Circuits and Syst., vol. CAS-22, pp. 504–509, June 1975.
12. S. A. Szygenda et al., “Digital logic simulation in a time-based, table-driven environment,” IEEE Computer, pp. 23–49, Mar. 1975.
13. L. O. Chua and P. M. Lin, Computer Aided Analysis of Electronic Circuits, Algorithms and Computational Techniques. Englewood Cliffs, NJ: Prentice-Hall, 1975, Ch. 11,12.
14. W. T. Weeks et al., “Algorithms for ASTAP-A–network-analysis program,” IEEE Trans. Circuit Theory, vol. CT-20, pp. 628–634, Nov. 1973.
15. Users Manual for TRSIT, available from LISCO, Kardinaal Mercierlaan 94, Heverlee 3030, Belgium.
16. H. Beke et al., “CALMOS: A computer-aided layout program for MOS/LSI,” IEEE J. Solid-State Circuits, vol. SC-12, pp. 281–283, June 1977.
17. W. M. Penney et al., MOS Integrated Circuits, Theory, Fabrication, Design and Systems Applications of MOS/LSI. New York: Van Nostrand Reinhold, 1972, p. 286.
18. J. E. Meyer, “MOS models and circuit simulation,” RCA Rev., vol. 32, pp. 42–63, Mar. 1971.