On Totally Self-Checking Checkers for Separable Codes

IEEE Transactions on Computers

Volumn C-26, Issue 8, 1977, Pages 737-744

  Ashjaee, Mohammad Javad ^a   Reddy, Sudhakar M ^a  

^a UNIVERSITY OF IOWA   (United States)

Author keywords

Berger codes; residue codes; separable codes; totally self checking checkers; unidirectional faults

Indexed keywords

CODES, SYMBOLIC;

COMPUTERS;

EID: 0017524659     PISSN: 00189340     EISSN: None     Source Type: Journal    
DOI: 10.1109/TC.1977.1674911     Document Type: Article

References (34)

1. W. C. Carter and P. R. Schneider, “Design of dynamically checked computers,” in 1968 Proc. IFIP, vol. 2, Edinburgh, Scotland, Aug. 1968, pp. 878–883.
2. W. G. Bouricius, W. C. Carter, K. A. Duke, J. P. Roth, and P. R. Schneider, “Interactive design of self-testing circuitry,” in 1969 Proc. Purdue Centennial Year Symp. Information Processing, Apr. 1969, pp. 73–80.
3. D. A. Anderson, “Design of self-checking digital networks using coding techniques,” Coordinated Sci. Lab., Univ. Illinois, Urbana, Rep. R-527, Sept. 1971.
4. D. A. Anderson and G. Metze, “Design of totally-self-checking check circuits for m-out-of-n codes,” IEEE Trans. Comput., vol. C-22, pp. 263–269, Mar. 1973.
5. W. C. Carter, K. A. Duke, and D. C. Jessep, “A simple self-testing decoder checking circuit,” IEEE Trans. Comput., vol. C-20, pp. 1413–1414, Nov. 1971.
6. W. C. Carter, A. B. Wadia, and D. C. Jessep, “Implementation of checkable, acyclic automata by morphic Boolean functions,” in Proc. Symp. Computers and Automata, MRI Symp., Polytechnic Institute of Brooklyn, New York, NY, July 1971, pp. 465–482.
7. S. M. Reddy, “A note on self-checking checkers,” IEEE Trans. Comput., vol. C-23, pp. 1100–1102, Oct. 1974.
8. W. C. Carter, K. A. Duke, and D. C. Jessep, Jr., “Lookaside techniques for minimum circuit memory translators,” IEEE Trans. Comput., vol. C-22, pp. 283–289, Mar. 1973.
9. A. B. Wadia, “Investigations into the design of dynamically checked arithmetic units,” Ph.D. dissertation, Harvard University, Cambridge, MA, Jan. 1970; also, IBM Res. Rep. RC2787.
10. W. C. Carter, D. C. Jessep, and A. B. Wadia, “Error-free decoding for failure tolerant memories,” in 1970 Proc. Int. Comput. Group Conf., June 1970.
11. W. C. Carter and C. E. McCarthy, “Implementation of an experimental fault-tolerant memory system,” in 1975 Dig. Int. Symp. Fault-Tolerant Computing, Paris, France, June 1975.
12. W. C. Carter, D. C. Jessep, A. B. Wadia, P. R. Schneider, and W. G. Bouricius, “Logic design for dynamic and interactive recovery,” in. Dig. Int. Symposium on Fault-Tolerant Computing, pp. 110–113, June 1971.
13. W. C. Carter, “Memory and use of checking circuits,” INFO-TECH Rep. 20, 1974.
14. M. Diaz, “Design of totally-self-checking and fail-safe sequential machines,” in 1974 Dig. Int. Symp. Fault-Tolerant Computing, Univ. Illinois, Urbana, June 1974.
15. J. F. Wakerly, “Partially self-checking circuits and their use in performing logical operations,” IEEE Trans. Comput., vol. C-23, pp. 658–667, July 1974.
16. J. F. Wakerly, “Low cost error detection techniques for small computers,” NTIS, U.S. Department of Commerce, Springfield, VA, Document PB-232 356.
17. J. M. Berger, “A note on error detection codes for asymmetric channels,” Inform. Contr., vol. 4, pp. 68–73, Mar. 1961.
18. A. Avizienis, “Arithmetic codes: Cost and effectiveness studies for application in digital system design,” IEEE Trans. Comput., vol. C-20, pp. 1322–1331, Nov. 1971.
19. T. R. N. Rao, Error Coding for Arithmetic Processors. New York: Academic, 1974.
20. R. M. Sahni, “Reliability of integrated circuits,” in Proc. 1970 IEEE Int. Comput. Group Conf., Washington, DC, June 1970, pp. 213–219.
21. R. W. Cook, W. H. Sisson, T. F. Storey, and W. N. Toy, “Design of a self-checking microprogram control,” IEEE Trans. Comput., vol. C-22, pp. 255–262, Mar. 1973.
22. H. Y. Chang, R. C. Dorr, and D. J. Senese, “The design of a microprogrammed self-checking processor of an electronic switching system,” IEEE Trans. Comput., vol. C-22, pp. 501–512, May 1973.
23. T. R. N. Rao and P. Monteiro, “A residue checker for arithmetic and logic operations,” in 1972 Dig. Int. Symp. Fault-Tolerant Computing, June 1972, pp. 8–13.
24. R. M. Block, R. V. D. Campbell, and M. Ellis, “The logical design of the Raytheon computer,” Math. Talks Aids to Comput., pp. 286–296, Oct. 1948.
25. W. C. Carter, W. G. Bouricius, D. C. Jessep, J. P. Roth, P. R. Schneider, and A. B. Wadia, “A theory of design in fault-tolerant computers using standby sparing,” in 1971 Dig. Int. Symp. on Fault-Tolerant Computing, Pasadena, CA, Mar. 1971, pp. 83–86.
26. J. F. Wakerly, “Detection of unidirectional multiple errors using low-cost arithmetic codes,” IEEE Trans. Comput., vol. C-24, pp. 210–212, Feb. 1975.
27. M. J. Ashjaee and S. M. Reddy, “Totally-self-checking checkers for a class of separable codes,” in Proc. 12th Annu. Allerton Conf. Circuit and System Theory, Oct. 1974, pp. 238–242.
28. J. F. Wakerly, “Checked binary addition using check symbol prediction and checksum codes,” to be published.
29. M. Diaz, and J. M. De Soiza, “Design of self-checking microprogrammed controls,” in Dig. FTC5, June 1975, pp. 137–142.
30. S. G. Kolupaev, “Self-testing residue trees,” Digital Syst. Lab., Stanford Univ., Stanford, CA, Tech. Rep. 49.
31. W. W. Petersen, “On checking an adder,” IBM J. Res. and Develop., pp. 166–168, Apr. 1958.
32. H. L. Garner, “Generalized parity checking,” IRE Trans. Electron. Comput., pp. 207–213, Sept. 1958.
33. A. Avizianis, “Arithmetic algorithms for error-coded operands,” in 1972 Digt. Int. Symp. Fault-Tolerant Computing, Newton, MA, June 1972, pp. 25–29.
34. M. J. Ashjaee, “Totally-self-checking check circuits for separable codes,” Ph.D. dissertation, Dep. Elec. Eng., Univ. Iowa, Iowa City, July 1976.