Very Small MOSFET's for Low-Temperature Operation

IEEE Transactions on Electron Devices

Volumn 24, Issue 3, 1977, Pages 218-229

  Gaensslen, Fritz H ^a   Rideout, V Leo ^a   Walker, E J ^a   Walker, John J ^a  

^a IBM T J WATSON RESEARCH CENTER   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

SEMICONDUCTOR DIODES;

EID: 0017466169     PISSN: 00189383     EISSN: 15579646     Source Type: Journal    
DOI: 10.1109/T-ED.1977.18712     Document Type: Article

References (40)

1. B. Lengeier “Semiconductor devices suitable for use in cryogenic environments,” Cryogenics, vol. 14, pp. 439–447, Aug. 1974.
2. A. K. Jonscher “Semiconductors at cryogenic temperatures,” Proc. IEEE, vol. 52, pp. 1092–1104, Oct. 1964.
3. R. W. Keyes, E. P. Harris, and K. L. Konnerth “The role of low temperatures in the operation of logic circuitry,” Proc. IEEE, vol. 58, pp. 1914–1932, Dec. 1970.
4. E. P. Harris, “The impact of cryogenics on the future development of logic circuitry,” The New Technologies, vol. 5, pp. 389–402, Infotech Information Ltd. Pub., Maidenhead, England, 1971.
5. E. S. Schlig “Low-temperature operation of Ge picosecond logic circuits,” IEEE J. Solid-State Cir., vol. SC-3, pp. 271–276, Sept. 1968.
6. R. W. Keyes “Physical problems and limits in computer logic,” IEEE Spectrum, vol. 6, pp. 36–45, May 1969.
7. — “Physical limits in digital electronics,” Proc. IEEE, vol. 63, pp. 740–767, May 1975.
8. D. A. Jenny “The status of transistor research in compound semiconductors,” Proc. IRE, vol. 46, pp. 959–968, June 1958.
9. F. F. Fang and A. B. Fowler “Transport properties of electrons in inverted silicon surfaces,” Phys. Rev., vol. 169, pp. 619–631, May 1965.
10. W. E. Howard and F. F. Fang “Low temperature effects in Si FETs,” Solid-State Electron., vol. 8, pp. 82–83, 1965.
11. R. S. C. Cobbold “Temperature effects in M.O.S. transistors,” Electron. Lett., vol. 2, pp. 190–191, June 1966.
12. C. G. Rogers and A. K. Jonscher “Operation of field-effect transistors at liquid helium temperature,” Electron. Lett., vol. 3, pp. 210–211, May 1967.
13. R. R. Green “MOSFET operation at 4.2°K,” Rev. Sci. Instrum., vol. 30, pp. 1495–1497, Oct. 1968.
14. C. G. Rogers “MOST's at cryogenic temperatures,” Solid-State Electron., vol. 11, pp. 1079–1091, 1968.
15. S. S. Sesnic and G. R. Craig “Thermal effects in JFET and MOSFET devices at cryogenic temperatures,” IEEE Trans. Electron Devices, vol. ED-19, pp. 933–942, Aug. 1972.
16. M. E. Sproul and A. G. Nassibian “Temperature dependence of turn-on voltage of gold-doped MOSFETs,” IEEE Trans. Electron Devices, vol. ED-22, pp. 8–14, Jan. 1975.
17. R. L. Maddox “p-MOSFET parameters at cryogenic temperatures,” IEEE Trans. Electron Devices, vol. ED-23, pp. 16–21, Jan. 1976.
18. F. Stern, “Quantum properties of surface space-charge layers,” in Critical Reviews in Solid-State Sciences, vol. 4, Chemical Rubber Corp. Pub., 1974, pp. 499–514.
19. D. P. Kennedy, “Mathematical simulation of the effects of ionizing radiation on semiconductors,” Scientific Rep. 1, AFCRL-71-0272, Apr. 1971.
20. M. S. Mock “A two-dimensional mathematical model of the insulated-gate field-effect transistor,” Solid-State Electron., vol. 16, pp. 601–609, 1973.
21. F. H. Gaensslen and A. LeBlanc, “Simulation of micron MOS device characteristics,” talk presented at the European Solid-State Device Research Conf., Munich, Germany, Sept. 1973.
22. R. H. Dennard, F. H. Gaensslen, L. Kuhn, and H. N. Yu, “Design of micron MOS switching devices,” presented at IEEE Int. Electron Dev. Meeting, Washington D.C., Dec. 1972.
23. R. H. Dennard, F. H. Gaensslen, H. N. Yu, V. L. Rideout, E. Bassous, and A. LeBlanc “Design of ion-implanted MOSFET's with very small physical dimensions,” IEEE J. Solid-State Cir., vol. SC-9, pp. 256–268, Oct. 1974.
24. F. F. Morehead, “A general calculation of the redistribution of ion implanted profiles in MOS and other processing,” in ECS Fall Meeting Extended Abstracts, pp. 474–475, Oct. 1974.
25. H. K. Gummel, “Self-consistent iterative scheme for one-dimensional steady state transistor calculations,” IEEE Trans. Electron Dev., vol. ED-11, pp. 455–465 (1964).
26. T. Sugano, K. Hoh, H. Sakaki, T. Ilizuka, K. Hirai, K. Kuroiwa, and K. Kakemoto, “Quantum state and electron transport at silicon-silicon dioxide interface and MIS device technology,” J. of the Faculty of Eng., The Univ. Tokyo (B), Vol. XXXII, No. 1 (1973), pp. 289, Fig. 3.49.
27. V. L. Rideout, F. H. Gaensslen, and A. LeBlanc, “Design considerations for ion implanted n-channel MOSFETs,” IBM J. Res. Develop., pp. 50–59, 1975.
28. R. M. Swanson and J. Meindl “Ion-implanted complementary MOS transistors in low-voltage circuits,” IEEE J. Solid-State Cir., vol. SC-7, pp. 146, 1972.
29. R. R. Troutman “Subthreshold design considerations for insulated gate field-effect transistors,” IEEE J. Solid-State Cir., vol. SC-9, pp. 55–60, Apr. 1974.
30. L. Vadasz and A. S. Grove “Temperature dependence of MOS transistor characteristics below saturation,” IEEE Trans, Electron Dev., vol. ED-13, pp. 836–866, 1966.
31. F. J. Morin and J. P. Maita “Electrical properties of silicon containing arsenic and boron,” Phys. Rev., vol. 96, pp. 28–35, Oct. 1954.
32. C. R. Crowell and S. M. Sze “Temperature dependence of avalanche multiplication in semiconductors,” Appl. Phys. Lett., vol. 9, pp. 242–244, 1966.
33. F. M. D'Heurle “Electromigration and failure in electronics: An introduction,” Proc. IEEE, vol. 59, pp. 1409–1418, 1971.
34. A. F. Mayadas and M. Shatzkes “Thin film conductors for low temperature digital circuits,” Phys. Rev., vol. B1, no. 4, pp. 1382–1389, 1970.
35. Thermal Conductivity of Metallic Elements and Alloys, Y. S. Touloukian et al. Eds. New York: IFI Plenum Press, 1970, pp. 326–339.
36. C. M. Osburn and N. J. Chou “Accelerated dielectric breakdown of silicon dioxide films,” J. Electrochem. Soc, vol. 120, pp. 1377–1384, 1973.
37. E. Baker “Liquid immersion cooling of small electronic devices,” Microelectronics and Reliability, vol. 12, pp. 163–173, 1973.
38. A. W. Scott, Cooling of Electronic Equipment. New York: Wiley-Interscience, 1973, p. 8.
39. Low Temperature Refrigeration for Microwave Systems, W. H. Hogan and G. Klipping, Eds. Cambridge, Mass: Boston Technical Pub., 1967.
40. W. P. Dumke “Effect of minority carrier trapping on the low-temperature characteristics of Si transistors,” IEEE Trans. Electron Dev., vol. ED-17, pp. 388–389, 1970.