Two-Dimensional Carrier Flow in a Transistor Structure Under Nonisothermal Conditions

IEEE Transactions on Electron Devices

Volumn 23, Issue 1, 1976, Pages 50-57

  Gaur, Santosh P ^a   Navon, David H ^b  

^a IBM   (United States)

^b UNIVERSITY OF MASSACHUSETTS   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

TRANSISTORS, BIPOLAR;

EID: 0016884543     PISSN: 00189383     EISSN: 15579646     Source Type: Journal    
DOI: 10.1109/T-ED.1976.18346     Document Type: Article

References (37)

1. N. H. Fletcher, “Some aspects of the design of power transistors,” Proc. IRE, vol. 43, pp. 551–559, May 1955.
2. D. Navon and R. E. Lee, “Effect of non-uniform emitter current distribution on power transistor stability,” Solid-State Electron., vol. 13. pp, 981–991. 1970.
3. S. P. Gaur, D. H. Navon, and R. W. Terrlinck “Transistor design and thermal stability,” IEEE Trans. Electron Devices, vol. ED-20. pp, 527–534. June 1973.
4. J. M. Early, “Effects of space-charge layer widening in junction transistors,” Proc. IRE, vol. 40. PP. 1401–1406. Nov. 1952.
5. C. T. Kirk, Jr., “A theory of transistor cutoff frequency (fT) falloff at high current densities,” IRE Trans. Electron Devices, vol. ED-9. pp. 164–174. Mar. 1962.
6. A. van der Ziel and D. Agouridis, “The cutoff frequency falloff in UHF transistors at high currents,” Proc. IEEE (Lett.), vol. 54. pp.411–412. Mar. 1966.
7. R. J. Whittier and D. A. Tremere, “Current gain and cutoff frequency falloff at high currents,” IEEE Trans. Electron De vices, vol. ED-16 pp. 39-57, Jan. 1969.
8. H. K. Gummel, “A self-consistent iterative scheme for one-dimensional steady state transistor calculations,” IEEE Trans. Electron Devices, vol. ED-II, pp. 455–465, Oct. 1964.
9. A. DeMari, “An accurate numerical steady-state one-dimensional solution of the p-n junction,” Solid-State Electron. vol. 11. PP. 33–58. 1968.
10. A. DeMari,“An accurate numerical one-dimensional solution of p-n junction under arbitrary transient conditions,” Solid-State Electron., vol, 11, PP. 1021–1053. 1968.
11. C. M. Lee, R. J. Lomax, and G. I. Haddad, “Semiconductor device simulation,” IEEE Trans. Microwave Theory Tech., vol. MTT-22. pp.160–177, Mar. 1974.
12. J. W. Slotboom, “Computer-aided two-dimensional analysis of bipolar transistors,” IEEE Trans. Electron Devices, vol. ED-20, pp. 669–679, Aug. 1973.
13. H. H. Heimeier, “A two-dimensional numerical analysis of silicon n-p-n transistor,” IEEE Trans. Electron Devices, vol. ED-20, PP. 708–714. Aug, 1973.
14. E. J. Zaluska, P. A. Dubock, and H. A. Kemhadjian, “Practical two-dimensional bipolar transistor analysis algorithm,” Electron. Lett., vol. 9. pp. 599–600. 1973.
15. O. Manck, H. H. Heimeier, and W. L. Engl, “High injection in a two-dimensional transistor,” IEEE Trans. Electron Devices, vol. ED-21. pp. 403–409. July 1974.
16. M. Reiser.”Computing methods in semiconductor problems,” in Computing Methods in Applied Science and Engineering, R. Glowinski and J. L. Lions, Eds. Berlin: Springer-Verlag, 1974, pp.441–446.
17. S. P. Gaur, “Two-dimensional carrier flow in a transistor structure under nonisothermal conditions,” Ph.D. dissertation, Univ. of Massachusetts, Amherst, 1974.
18. D. P. Kennedy and R. R. O’Brien, “Analysis of the impurity atom distribution near the diffusion mask for a planar p-n junction,” IBM J. Res. Develop., vol. 9, pp. 179–186, 1965.
19. D. I. Cherednichenko, H. Gruenberg and T. K. Sarkar, “Solution to a diffusion problem with mixed boundary conditions,” Solid-State Electron., vol. 17, pp. 315–318, 1974.
20. R. Stratton, “Semiconductor current-flow equations (diffusion and degeneracy),” IEEE Trans. Electron Devices, vol. ED-19, pp. 1288–1292, Dec. 1972.
21. M. Sanchez, “Carrier heating or cooling in semiconductor devices,” Solid-State Electron., vol. 16, pp. 549-557. 1973.
22. D. M. Caughey and R. E. Thomas, “Carrier mobilities in silicon empirically related to doping and field,” Proc. IEEE, vol. 55, pp. 2192–2193, Dec. 1967.
23. G. W. Gwyn, D. L. Scharfetter, and J. L. Wirth, “The analysis of radiation effects in semiconductor junction devices,” IEEE Trans. Nucl. Sci., vol. NS-14, pp. 153–169, Feb. 1967.
24. B. V. Gokhale, “Numerical solutions for a one-dimensional silicon n-p-n transistor,” IEEE Trans. Electron Devices, vol. ED-17, pp. 594–602, Aug. 1970.
25. W. Shockley and W. T. Read, “Statistics of the recombination of holes and electrons,” Phys. Rev., vol. 87, pp. 835–842, 1952
26. R. N. Hall, “Electron-hole recombination in Germanium,” Phys. Rev., vol. 87, P. 387, 1952.
27. R. Van Overstraeten, H. DeMan, and R. Mertens, “Transport equations in heavy doped silicon,” IEEE Trans. Electron Devices. vol. ED-20, PP. 290–298, Mar. 1973.
28. M. S. Mock, “Transport equations in heavily doped silicon and the current gain of a bipolar transistor,” Solid-State Electron., vol. 16. pp. 1251–1259. 1973.
29. E. L. Wachspress, Iterative Solution of Elliptic Systems. Englewood Cliffs. NJ: Prentice-Hall. 1966.
30. D. L. Scharfetter and H. K. Gummel, “Large-signal analysis of a silicon Read diode oscillator,” IEEE Trans. Electron Devices, vol. ED-16, pp. 64-77, Jan. 1969
31. T. I. Seidman and S. C. Choo, “Iterative scheme for computer simulation of semiconductor devices,” Solid-State Electron. vol. l5, pp. 1229-1235, 1972.
32. G. E. Myers, Analytical Methods in Conduction Heat Transfer. New York: McGraw-Hill 1971.
33. H. L. Stone, “Iterative solution of implicit approximations of multidimensional partial differential equations,” SIAM J. Numer, Anal., vol. 5, pp.530-558, 1968.
34. R. B. Adler, A. C. Smith, and R. L. Longini, Introduction to Semiconductor Physics, New York, 1964.
35. C. J. Glassbrenner and G. A. Slack, “Thermal conductivity of silicon and germanium from 3 K to the melting point,” Phys. Rev., vol 134 pp. A1058-A1069, 1964.
36. P. D. Maycock, “Thermal conductivity of silicon germanium, III - V compounds and III - V alloys,” Solid-State Electron., vol. 10, pp. 161-168, 1967.
37. S. P. Gaur, “Quasi-saturation region operation of NPN-N power transistors,” Electron. Lett., vol. 11, pp. 446-447, 1975.