MOTIS—An MOS Timing Simulator

IEEE Transactions on Circuits and Systems

Volumn 22, Issue 12, 1975, Pages 901-910

  Chawla, Basant R ^a   Gummel, Hermann K ^a   Kozak, Paul ^a  

^a LUCENT TECHNOLOGIES   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ELECTRIC NETWORKS - COMPUTER AIDED ANALYSIS; INTEGRATED CIRCUITS - LARGE SCALE INTEGRATION; SEMICONDUCTOR DEVICES, MIS - MODELING;

LOGIC CIRCUITS;

EID: 0016650246     PISSN: 00984094     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCS.1975.1084003     Document Type: Article

References (14)

1. S. Seshu and D. N. Freeman “The diagnosis of asynchronous sequential switching systems,” IRE Trans. Electron. Comput., vol. EC-11, pp. 459–465, Aug. 1962.
2. J. S. Jephson, R. P. McQuarrie, and R. E. Vogelsberg “A three value computer design verification system,” IBM Syst. J., vol. 8, no. 3, pp. 178–188, 1969.
3. FAIRSIM II User's Manual, Fairchild Semiconductor, Mountain View, Calif., Oct. 1969.
4. S. A. Szygenda, D. M. Rouse, and E. W. Thompson, “A model and implementation of a universal time delay simulator for large digital nets,” in 1970 Spring Joint Computer Conf., AFIPS Conf. Proc., pp. 207–216.
5. S. A. Szygenda, “TEGAS 2—Anatomy of a general purpose test generation and simulation system for digital logic,” in Proc. 9th ACM-IEEE Design Automation Workshop (June 1972), pp. 116–127.
6. E. G. Ulrich and T. Baker, “The concurrent simulation of nearly identical digital networks,” in Proc. 10th ACM-IEEE Design Automation Workshop (Portland. Oreg., June 1973). pp. 145–150.
7. W. H. Sass, “GAZELLE—An interactive graphic logic design system,” presented at the ACM Nat. Conf., Atlanta, Ga., Aug. 1973; also ACM, SIGDA Newsletter, vol. 4, June 1974.
8. M. Flomenhoft and B. M. Csencsits, “A minicomputer-based logic fault simulator,” in Proc. 11th ACM-IEEE Design Automation Workshop (Denver, Colo., June 1974); also ACM, SIGDA Newsletter, vol. 4, Sept. 1974.
9. S. G. Chappell, C. H. Elmendorf, and L. D. Schmidt “LAMP: Logic circuit simulators,” Bell Syst. Tech. J., vol. 53, pp. 1451–1476, Oct. 1974.
10. H. Y. Chang, G. W. Smith, Jr., and R. B. Walford “LAMP: System description,” Bell Syst. Tech. J., vol. 53, pp. 1431–1449, Oct. 1974.
11. P. Kozak, H. K. Gummel, and B. R. Chawla, “Operational features of an MOS timing simulator,” to be published.
12. H. C. Poon, “Development of a compact process-oriented dc model for short channel IGFETs,” presented at the 8th Asilomar Conf. Circuits, Systems and Computers, Pacific Grove, Calif., Dec. 1974.
13. D. J. Pilling and H. B. Sun, “Computer-aided prediction of delays in LSI logic systems,” in Proc. 10th ACM-IEEE Design Automation Workshop (Portland, Oreg., June 1973), pp. 182–186.
14. B. R. Chawla, H. K. Gummel, and P. Kozak, “An MOS circuit simulator for integrated circuit design,” in Proc. 1975 IEEE Int. Symp. Circuits and Systems (Boston, Mass., Apr. 1975).