Modeling of Three Terminal Devices: A Black Box Approach

IEEE Transactions on Circuit Theory

Volumn 19, Issue 6, 1972, Pages 555-562

  Chua, Leon O ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ELECTRIC NETWORKS - NONLINEAR NETWORK SYNTHESIS; MATHEMATICAL TECHNIQUES - PIECEWISE LINEAR TECHNIQUES; TRANSISTORS - MODELING;

TRIACS;

SEMICONDUCTOR DEVICES;

EID: 0015433512     PISSN: 00189324     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCT.1972.1083548     Document Type: Article

References (17)

1. J. G. Linvill, Models of Transistor and Diodes. New York: McGraw-Hill, 1963.
2. D. J. Hamilton, F. A. Lindholm, and J. A. Narud, “Comparison of large signal models for junction transistors,” Proc. IEEE, vol. 52, pp. 239-248, Mar. 1964.
3. D. Koehler, “The charge-control concept in the form of equivalent circuits, representing a link between the classic large signal diode and transistor models,” Bell Syst. Tech. J., vol. 46, no. 3, pp. 523-576, Mar. 1967.
4. D. J. Hamilton, F. A. Lindholm, and A. H. Marshak, Principles and Applications of Semiconductor Device Modeling. New York: Holt, Rinehart and Winston, 1971.
5. H. J. Zimmermann and S. J. Mason, Electronic Circuit Theory: Devices, Models, and Circuits. New York: Wiley, 1959.
6. L. A. Zadeh and C. A. Desoer, Linear System Theory: The State Space Approach. New York: McGraw-Hill, 1963.
7. T. E. Stern, Theory of Nonlinear Networks and Systems: An Introduction. Reading, Mass.: Addison-Wesley, 1965.
8. L. O. Chua, Introduction to Nonlinear Networks Theory. New York: McGraw-Hill, 1969.
9. T. Ohtsuki and N. Yoshida, “DC analysis of nonlinear networks based on generalized piecewise-linear characterization,” IEEE Trans. Circuit Theory (Special Issue on Computer-Aided Circuit Design), vol. CT-18, pp. 146-152, Jan. 1971.
10. R. Y. Kain, “Diode network minimization,” IEEE Trans. Cir- cuit Theory, vol. CT-11, pp. 341-350, Sept. 1964.
11. L. O. Hill, D. O. Pederson, and R. S. Pepper, “Synthesis of electronic bistable circuits,” IEEE Trans. Circuit Theory, vol. CT- 10, pp. 25-35, Mar. 1963.
12. W. J. McCallaand W. G. Howard, Jr., “BIAS-3-A program for the nonlinear dc analysis of bipolar transistor circuits,” IEEE J. Solid-State Circuits (Special ISSCC Issue on Linear Circuits), vol. SC-6, pp. 14-19, Feb. 1971.
13. T. E. Idleman, F. S. Jenkins, W. J. McCalla, and D. O. Pederson, “SLIC-A simulator for linear integrated circuits,” IEEE J. Solid-State Circuits (Special Issue on Computer-Aided Circuit Analysis and Device Modeling), vol. SC-6, pp. 188-203, Aug. 1971.
14. L. O. Chua, “Synthesis of nonlinear DC circuit models for three-terminal devices,” Electron. Res. Lab., Univ. California, Berkeley, Memo. ERL-M303, Aug. 18, 1971.
15. A. K. Gummel and H. C. Poon, “An integral charge control model of bipolar transistors,” Bell Syst. Tech. J., pp. 827-852, May-June 1970.
16. R. Rohrer, S. P. Fan, and L. Claudio, “Automated bipolar junction transistor dc model parameter determination,” IEEE J. Solid-State Circuits (Special Issue on Computer-Aided Circuit Analysis and Device Modeling) (Corresp.), vol. SC-6, pp. 260-262, Aug. 1971.
17. J. Logan, “Characterization and modeling for statistical design,” Bell Syst. Tech. J., vol. 50, no. 4, pp. 1105-1147, Apr. 1971.