A 1.25 GHz 32-bit tree-structured carry lookahead adder

ISCAS 2001 - 2001 IEEE International Symposium on Circuits and Systems, Conference Proceedings

Volumn 4, Issue , 2001, Pages 80-83

  Wang, Chua Chin ^a   Lee, Po Ming ^a   Lee, Rong Chin ^a   Huang, Chenn Jung ^b  

^a NATIONAL SUN YAT SEN UNIVERSITY   (Taiwan)

^b National Taitung Teachers College   (Taiwan)

Author keywords

[No Author keywords available]

Indexed keywords

ALL N TRANSISTORS; CARRY LOOKAHEAD ADDER; POST LAYOUT SIMULATION; PROPOSED ARCHITECTURES; SMALL AREA; TRANSISTOR COUNT; TREE-STRUCTURED;

FORESTRY;

EID: 0013016056     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISCAS.2001.922174     Document Type: Conference Paper

References (9)

1. Z. Wang, G. A. Jullien. W. C. Miller, J. Wang, and S. S. Bizzan, "Fast adders using enhanced multiple-output domino logic." IEEE J. Solid-State Circuits, vol. 32, no. 2, pp. 206-214, Feb. 1997.
2. J. Yuan., and C. Svensson, "High-speed CMOS circuit technique" IEEE J. Solid-State Circuits, vol. 24, pp. 62-70. Feb. 1989.
3. C. M. Lee and E. W. Szeto, "Zipper CMOS," IEEE Circuits Devices Mag., pp. 10-16, May 1986.
4. R. Rogenmoser, and Q. Huang, "An 800-MHz 1mm CMOS pipelined 8-b adder using true single phase clocked logic-flip-flops." IEEE J. Solid-State Circuits, vol. 31, no. 3, pp. 401-409, Mar. 1996.
5. R. X. Gu, and M. I. Elmasry, "All-N-logic highspeed true-single-phase dynamic CMOS logic," IEEE J. Solid-State Circuits, vol. 31, no. 2, pp. 221-229, Feb. 1996.
6. M. Afghahi, "A robust single phase clocking for low power high-speed VLSI application," IEEE J. Solid-State Circuits, vol. 31, no. 2, pp. 247-253, Feb. 1996.
7. C-C. Wang, C.-J. Huang, and K.-C. Tsai, " A 1.0 GHz 0.6-fim 8-bit carry lookahead adder using PLA-styled all-N-transistor logic," IEEE Trans. Circuits and Systems, Part II: Analog and Digital Signal Processing, vol. 47, no. 2, pp. 133-135, Feb. 2000.
8. D. Dozza, M. Gaddoni, and G. Baccarani, "A 3.5 ns, 64 bit, carry-lookahead adder," 1996 IEEE Inter. Symp. on Circuits and Systems, vol. II, pp. 297-300, June 1996.
9. R. P. Brent, and H. T. Kung, "A regular layout for parallel adders," IEEE Trans. Computers, vol. C-31, no. 3. pp. 260-264, Mar. 1982.