Power-area trade-offs in divided word line memory arrays

Journal of Circuits, Systems and Computers

Volumn 7, Issue 1, 1997, Pages 49-67

  Chang, Meng Fan ^a   Irwin, Mary Jane ^a   Owens, Robert Michael ^a  

^a The Pennsylvania State University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 0012794394     PISSN: 02181266     EISSN: None     Source Type: Journal    
DOI: 10.1142/S021812669700005X     Document Type: Article

References (18)

1. A. Chandrakasan, S. Sheng, and R. Brodersen, "Low power CMOS design", IEEE J. Solid-State Circuits 2, 4 (1992) 472-484.
2. T. Hirose et al., "A 20-ns 4-Mb CMOS SRAM with hierarchical word decoding architecture", IEEE J. Solid-State Circuits SC-25 (1990) 1068-1074.
3. M. Izumikawa et al., "A 400 Mhz, 300 mW, 8 Kb, CMOS SRAM macro with a current sensing scheme", IEEE Custom Integrated Circuits Conf., 1994, pp. 595-598.
4. U. Ko, P. T. Balsara, and A. K. Nanda, "Energy optimization of multi-level processor cache architectures", ISLPD Symp. Proc., 1995, pp. 45-49.
5. S. Murakami et al., "A 21-mW 4-Mb CMOS SRAM for battery operation", IEEE J. Solid-State Circuits SC-26, 11 (1991) 563-569.
6. J. Rabaey, Digital Integrated Circuits, A Design Perspective, Prentice-Hall, 1996.
7. T. Sato, Y. Ootaguro, M. Nagamatsu, and H. Tago, "Evaluation of architecture-level power estimation for CMOS RISC processors", IEEE Symp. on Low Power Electronics Proc., 1995, pp. 44-45.
8. K. Seno et al., "A 9 ns 16 Mb CMOS SRAM with off-set reduced current sense amplifier", ISSCC Digest of Technical Papers, Feb. 1993, pp. 248-249.
9. N. Shibata and M. Watanabe, "A low-power synchronous SRAM macrocell with latch-type fast sense circuits", IEICE Trans. Electronics E78-C, 7 (1995).
10. Y. Shimazaki et al., "An automatic-power-save cache memory for low-power RISC processors", IEEE Symp. on Low Power Electronics Proc., 1995, pp. 58-59.
11. M. R. Stan and W. P. Burleson, "Bus-invert coding for low power I/O", IEEE Trans. VLSI Systems 3, 1 (1995) 49-58.
12. C. L. Su, C. Y. Tsui, and A. M. Despain, "Saving power in the control path of embedded processors", IEEE Design & Test of Computers (1994) 24-30.
13. C. L. Su and A. M. Despain, "Cache designs for energy efficiency", Proc. 28th Hawaii Int. Conf. on System Science, Jan. 1995.
14. J. Takahashi, T. Wada, and Y. Nishimura, "A dynamic current-offset calibration (DCC) sense amplifier with fish-bone shaped mid-line (FBB) for high density SRAMs", 1994 IEEE Symp. on VLSI Circuits Digest of Technical Papers, 1994, pp. 115-116.
15. M. Tsukude, M. Hirose, S. Tomishima, and T. Tsuruda, "Automatic voltage-swing reduction (AVR) scheme for ultra low power DRAMs", 1994 IEEE Symp. on VLSI Circuits Digest of Technical Papers, 1994.
16. W. Wolf, Modern VLSI Design - A System Approach, Prentice-Hall, 1994.
17. M. Yoshimoto et al., "A 64 Kb full CMOS RAM with divided word line structure", ISSCC Digest of Technical Papers, 1983.
18. M. Yoshimoto et al., "A divided word-line structure in the static RAM and its application to a 64 K full CMOS RAM", IEEE J. Solid-State Circuits SC-18 (1983) 479-485.