Design method and automation of comparator generation for flash A/D converter

Proceedings - International Symposium on Quality Electronic Design, ISQED

Volumn 2002-January, Issue , 2002, Pages 138-142

  Lee, Daegyu ^a   Yoo, Jincheol ^a   Choi, Kyusun ^a  

^a The Pennsylvania State University   (United States)

Author keywords

Circuits; CMOS process; Design automation; Design methodology; Design optimization; Inverters; Linearity; Quantization; Software packages; Software prototyping

Indexed keywords

ANALOG TO DIGITAL CONVERSION; AUTOMATION; CMOS INTEGRATED CIRCUITS; COMPARATORS (OPTICAL); COMPUTER AIDED DESIGN; ELECTRIC INVERTERS; INTEGRATED CIRCUIT DESIGN; NETWORKS (CIRCUITS); SOFTWARE PACKAGES; SOFTWARE PROTOTYPING;

CMOS PROCESSS; DESIGN AUTOMATIONS; DESIGN METHODOLOGY; DESIGN OPTIMIZATION; LINEARITY; QUANTIZATION;

DESIGN;

EID: 0012526802     PISSN: 19483287     EISSN: 19483295     Source Type: Journal    
DOI: 10.1109/ISQED.2002.996716     Document Type: Article

References (14)

1. B. Yu, and W. Black. Jr, "A 900MS/s 6b Interleaved CMOS Flash ADC, " IEEE Custom Integrated Circuits Conference, pp. 149-152, 2001.
2. M. Choi, and A. A. Abidi, "A 6b 1.3GSample/s A/D Converter in 0.35 μm CMOS, " IEEE International Solid-State Circuits Conference, pp. 126-127, 2001.
3. G. Geelen, "A 6b 1.1GSample/s CMOS A/D converter, " IEEE International Solid-State Circuits Conference, pp. 128-129, 2001.
4. H. Chen, B. Song, and K. Bacrania, "A 14-b 20-MSamples/s CMOS Pipelened ADC, " IEEE Journal of Solid-State Circuits, 36(6):997-1001, June 2001.
5. Y. Park, S. Karthikeyan, F. Tsay, and E. Bartolome, "A 10b 100MSamples/s CMOS Pipelined ADC with 1.8V Power Supply, " IEEE International Solid-State Circuits Conference, pp. 130-131, 2001.
6. S. Mortezapour, and E.K.F. Lee, "A 1-V, 8-Bit Successive Approximation ADC in Standard CMOS Process, " IEEE Journal of Solid-State Circuits, 35(4):642-646, April 2002.
7. J. Yoo, K. Choi, and A. Tangel, "A 1-GSPS CMOS Flash A/D Converter for System-on-Chip Applications, " IEEE Computer Society Workshop on VLSI, pp. 135-139, 2001.
8. J. Yoo, D. Lee, K. Choi, and A. Tangel, "Future-Ready Ultrafast 8Bit CMOS ADC for System-on-Chip Applications, " IEEE International ASIC/SOC Conference, pp. 455-459, 2001.
9. T. Broekaert, B. Brar, J. van der Wagt, A. Seabaugh, T. Moise, F. Morris, E. B. III, and G. Frazier, "A Monolithic 4 Bit 2 GSps Resonant Tunneling Analog-to-Digital Converter, " Gallium Arsenide Integrated Circuit Symposium, pp. 187-190, 1997.
10. D. Dalton, G. J. Spalding, H. Reyhani, T. Murphy, K. Deevy, M. Walsh, and P. Griffin, "A 200-MSPS 6-Bit Flash ADC in 0.6-μm CMOS, " IEEE Transactions on Circuit and Systems, 45(11):1433-1444, November 1998.
11. J. Singh, "High Speed Multi-Channel Data Acquisition Chip, " IEEE International Conference on Electronics, Circuits and Systems, volume 1, pp. 401-404, 1998.
12. Y. Tamba and K. Yamakido, "A CMOS 6b 500MSample/s ADC for a Hard Disk Drive Read Channel, " IEEE International Solid-State Circuits Conference, pp. 324-325, 1999.
13. Y.-T. Wang and B. Razavi, "An 8-Bit 150-MHz CMOS A/D Converter, " IEEE Journal of Solid-State Circuits, 35(3):308-317, March 2000.
14. K. Yoon, S. Park, and W. Kim, "A 6b 500MSample/s CMOS Flash ADC with a Background Interpolated Auto-Zeroing Technique, " IEEE International Solid-State Circuits Conference, pp. 326-327, 1999.