A 1,000-neuron system with one million 7-bit physical interconnections

Advances in Neural Information Processing Systems

Volumn , Issue , 1998, Pages 705-711

  Hirai, Yuzo ^a  

^a UNIVERSITY OF TSUKUBA   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

DIFFERENTIAL EQUATIONS; LOADING; NEURONS;

FEEDBACK NETWORKS; FIRST ORDER DIFFERENTIAL EQUATION; NETWORK PARAMETERS; NEURAL NETWORK SYSTEMS; NEURON SYSTEMS; PROCESSING SPEED; SPATIO TEMPORAL FILTERING; WINNER TAKE ALLS;

NEURAL NETWORKS;

EID: 0012129499     PISSN: 10495258     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (10)

1. C. Mead: Analog VLSI and Neural Systems. Addison-Wesley Publishing Company, Massachusetts, 1989.
2. K.W.Przytula and V.K.Prasanna, Eds.: Parallel Digital Implementations of Neural Networks. Prentice Hall, New Jersey, 1993.
3. J.J. Hopfield: Neurons with graded response have collective computational properties like those of two-state neurons. Proc. Natl. Acad. Sci. U.S.A., 81, pp.3088-3092, 1984.
4. P. Mueller, J. van der Spiegel, V. Agami, D. Blackman, P. Chance, C. Donham, R. Etienne, J. Kim. M. Massa and S. Samarasekera: Design and performance of a prototype analog neural computer. Proc. the 2nd International Conf. on Microelectronics for Neural Networks, pp.347-357, 1991.
5. G. Cauwenberghs: A learning analog neural network chip with continuous-time recurrent dynamics. In J. D. Cowan, G. Tesauro and J. Alspector, Eds., Advances in Neural Information Processing Systems 6, Morgan Kaufmann Publishers, San Mateo, CA, pp.858-865, 1994.
6. S. Churcher, D. J. Baxter, A. Hamilton, A. F. Murry, and H. M. Reekie: Generic analog neural computation - The EPSILON chip. In S. J. Hanson, J. D. Cowan and C. L. Giles, Eds., Advances in Neural Information Processing Systems 6, Morgan Kaufmann Publishers, San Mateo, CA, pp.773-780, 1993.
7. H. Eguchi, T. Furuta, H. Horiguchi, S. Oteki and T. Kitaguchi: Neural network LSI chip with on-chip learning. Proceedings of IJCNN-91 Seattle, Vol.1/453-456, 1991.
8. Y. Hirai, et al.: A digital neuro-chip with unlimited connectability for large scale neural networks. Proc. International Joint Conf on Neural Networks'89 Washington D.C., Vol.II/163-169, 1989.
9. Y.Hirai, VLSI Neural Network Systems (Gordon and Breach Science Publishers, Birkshire, 1992).
10. Y. Hirai and M. Yasunaga: A PDM digital neural network system with 1, 000 neurons fully interconnected via 1, 000, 000 6-bit synapses. Proc. International Conference on Neural Information Processings'96, Vol.11/1251, 1996.