Forced simulation: A technique for automating component reuse in embedded systems

ACM Transactions on Design Automation of Electronic Systems

Volumn 6, Issue 4, 2001, Pages 602-628

  Roop, Partha S ^a   Sowmya, A ^a   Ramesh, S ^b,c  

^a UNIVERSITY OF NEW SOUTH WALES   (Australia)

^b INDIAN INSTITUTE OF TECHNOLOGY   (India)

^c INDIAN INSTITUTE OF TECHNOLOGY BOMBAY   (India)

Author keywords

Algorithms; Component reuse; Embedded systems; Forced simulation; Interface generation; Simulation relation; Verification

Indexed keywords

EID: 0010942180     PISSN: 10844309     EISSN: None     Source Type: Journal    
DOI: 10.1145/502175.502185     Document Type: Article

References (39)

1. ABADI, M., AND LAMPORT, L. 1991. The existence of refinement mappings. Theoreti. Comput. Sci. 82, 2, 253-284.
2. AHO, A. V., HOPCROFT, J. E., AND ULLMAN, J. D. 1974. The Design and Analysis of Algorithms. Addison-Wesley, Reading, Mass.
3. ARNOLD, K., AND GOSLING, J. 1996. The Java Programming Language. Addison-Wesley, Reading, Mass.
4. BERRY, G., AND GONTHIER, G. 1992. The ESTEREL synchronous programming language. Sci. Comput. Prog. 19, 87-152.
5. BLOOM, B., AND PAIGE, R. 1995. Transformational design and implementation of a new efficient solution to the ready simulation problem. Sci. Comput. Prog. 24, 3, 189-220.
6. BORRIELLO, G. 1988. A new interface specification methodology and its application to transducer synthesis. Ph.D. dissertation University of California, Berkeley, Calif.
7. CAMURATI, P., CORNO, F., AND PRINETTO, P. 1993. A methodology for system-level design for verifability. In Proceedings of the Conference on Correct Hardware Design and Verification Methods '93. Springer-Verlag, New York.
8. CHANG, H., COOKE, L., HUNT, M., MARTIN, G., MCNELLY, A., AND TODD, L. 1999. Surviving the SOC revolution: A guide to platform-based design. Kluwer Academic.
9. DOMINIK, L. 1999. Incorporating automation into embedded system testing. Doc no. WP000298.001. http://www.btree.com.
10. FERNANDEZ, J. C. 1990. An implementation of an efficient algorithm for bisimulation equivalence. Sci. Comput. Prog. 13.
11. GERTH, R. 1989. Foundations of compositional program refinement-safety properties. In Stepwise Refinement of Distributed Systems. Lecture Notes in Computer Science, Vol. 430. Springer-Verlag, New York, pp. 777-808.
12. GOODRICH, M. T., AND TAMASSIA, R. 1998. Data Structures and Algorithms in JAVA. Wiley, New York.
13. GRIFFIOEN, D., AND VAANDRAGER, F. 1998. Normed simulations. In Proceedings of the Symposium on Computer-Aided Verification (CAV). Lecture Notes in Computer Science, Vol. 1427. Springer Verlag, New York, pp. 332-344.
14. HAREL, D. 1987. Statecharts: A Visual formalism for complex systems. Sci. Comput. Prog. 8, 231-274.
15. HENZINGER, M. R., HENZINGER, T. A., AND KOPKE, P. W. 1995. Computing simulations on finite and infinite graphs. In Proceedings of the 36th Annual Symposium on Foundations of Computer Science. IEEE Computer Society Press, Los Alamitos, Calif., pp. 453-462.
16. HOARE, C. A. R. 1985. Communicating Sequential Processes. Prentice-Hall, Englewood Cliffs, N.J.
17. HOPCROFT, J. E., AND ULLMAN, J. D. 1979. Introduction to Automata Theory, Languages and Computation. Addison-Wesley, Reading, Mass.
18. IEEE. 1988. IEEE Standard VHDL Language Reference Manual. IEEE, New York.
19. INTEL. 1995. Intel peripheral datasheets for 82c55 programmable peripheral interface, http://developer.intel.com/designer/datashts.
20. JHA, P. K., AND DUTT, N. D. 1996. High-level library mapping for arithmetic components. IEEE Trans. Very Large Scale Integ. (VLSI) Syst. 4, 2.
21. KANELLAKIS, P. C., AND SMOLKA, S. C. 1990. CCS expressions, finite state processes, and three problems of equivalence. Inf. Comput. 86, 43-68.
22. KEATING, M., AND BRICAUD, P. 1999. Reuse Methodology Manual for System-on-a-Chip Design. Kluwer Academic.
23. KUMAR, S. 1995. The Codesign of Embedded Systems: A Unified Hardware Software Representation. Kluwer Academic.
24. LEWANDOWSKI, S. M. 1998. Frameworks for component based client server computing. ACM Comput. Surv, 30, 1, 3-27.
25. LYNCH, N., AND VAANDRAGER, F. 1995. Forward and backward simulations part I: Untimed systems. Inf. Comput. 121, 2 (Sept.), 214-233.
26. MADHUSUDHAN, P., AND THIAGARAJAN, P. S. 1998. Controllers for discrete event systems via morphisms. In Proceedings of the 9th International Conference on Concurrency Theory (CONCUR'98). Springer-Verlag, New York, pp. 18-33.
27. MARANINCHI, F., AND HALBWACHS, N. 1996. Compositional semantics of nondeterministic synchronous languages. In Proceedings of the European Symposium on Programming (ESOP). Lecutre Notes in Computer Science, Vol. 630. Springer-Verlag, New York, pp. 235-249.
28. MILNER, R. 1989. Communication and Concurrency. Prentice-Hall, Englewood Cliffs, N.J.
29. MITRA, R. S., ROOP, P. S., AND BASU, A. 1996. A new algorithm for implementation of design functions by available devices. IEEE Trans. VLSI Syst. 4, 2 (June), 170-180.
30. nd Design Automation Conference, pp. 468-473.
31. PAIGE, R., AND TARJAN, R. 1987. Three partition refinement algorithms. SIAM J. Comput. 16, 6, 973-989.
32. PNUELI, A. 1986. Application of temporal logic to the specification and verification of reactive systems: A survey of current trends. In Lecture Notes in Computer Science, Vol. 224. Springer-Verlag, New York, pp. 510-584.
33. POOLEY, R., AND STEVENS, P. 1999. Using UML Software Engineering with Objects and Components. Addison-Wesley, Reading, Mass.
34. RAMADGE, P. J. G., AND WONHAM, W. M. 1989. The control of discrete event systems. Proc. IEEE 77, 81-98.
35. ROOP, P. S., SOWMYA, A., BALDWIN, S., AND MORMANIS, G. 1998. Application of CFSM-charts for modelling reat-time and industrial embedded systems. In Proceedings of the 15th IFAC workshop on Distributed Computer Control Systems. Elsevier Science, Oxford, England, pp. 93-100.
36. ROOP, P. S., SOWMYA, A., AND RAMESH, S. 2001. A formal approach to component based development of synchronous programs. In Proceedings of the Asia South Pacific Design Automation Conference (Yokohama, Japan). IEEE Computer Society Press, Los Alamitos, Calif.
37. SMITH, J., AND DE MICHELI, G. 1998. Polynomial methods for component matching and verification. In IEEE/ACM International Conference on Computer-Aided Design. ACM, New York, pp. 678-685.
38. THOMAS, D. E., AND MOORBY, P. 1991. The Verilog Hardware Description Language. Kluwer Academic.
39. WINDLEY, P. J. 1995. Verifying pipelined microprocessors. Tech. Rep. Laboratory of applied logic, Brigham Young University, Provo, Utah.