Error-correcting Goldschmidt dividers using time shared TMR

Proceedings - 1998 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, DFT 1998

Volumn 1998-December, Issue , 1998, Pages 224-232

  Gallagher, W L ^a   Seartzlander, E E ^a  

^a UNIVERSITY OF TEXAS AT AUSTIN   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

DEFECTS; FAULT TOLERANT COMPUTER SYSTEMS; ITERATIVE METHODS; VLSI CIRCUITS;

DIVIDER CIRCUITS; ERROR-CORRECTING; FAULT-TOLERANT; HIGH-PRECISION; INVERSE FUNCTIONS; QUADRATIC CONVERGENCE; SERIES EXPANSION; TRIPLE MODULAR REDUNDANCY;

FAULT TOLERANCE;

EID: 0010381401     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DFTVS.1998.732170     Document Type: Conference Paper

References (18)

1. Barry W. Johnson, James H. Aylor, and Haytham H. Hana, "Eficient use of time and hardware re-dundancy for concurrent error detection in a 32-bit VLSI adder, " IEEE Journal of Solid-State Circuits, vol. 23, pp. 208-215, 1988.
2. Yuang-Ming Hsu and Earl E. Swartzlander, Jr., "Time redundant error correcting adders and mul-Tipliers, " Proc. 1992 IEEE International Workshop on Defect and Fault Tolerance in VLSI Systems, pp. 247-256, 1992.
3. Yuang-Ming Hsu and Earl E. Swartzlander, Jr., "VLSI concurrent error correcting adders and mul-Tipliers, " Proc. 1993 IEEE International Workshop on Defect and Fault Tolerance in VLSI Systems, pp. 287-294, 1993.
4. Yuang-Ming Hsu and Earl E. Swartzlander, Jr., "Reliability estimation for time redundant error cor-recting adders and multipliers, " Proc. IEEE International Workshop on Defect and Fault Tolerance in VLSI Systems, pp. 159-167, 1994.
5. Yuang-Ming Hsu, Concurrent Error Correcting Arithmetic Processors. Ph.D. Dissertation, University of Texas at Austin, August 1995.
6. Yuang-Ming Hsu and Earl E. Swartzlander, Jr., "FFT arrays with built-in error correction, " Proc. 28th Asilomar Conference on Signals, Systems, and Computers, pp. 172-176, 1994.
7. Yuang-Ming Hsu and Earl E. Swartzlander, Jr., "Measuring delay time in adders using circuit simula-Tion, " Proc. 37th Midwest Symposium on Circuits and Systems, pp. 265-268, 1994.
8. Michael J. Flynn, "On division by functional iteration, " IEEE Transactions on Computers, vol. C-19, pp. 702-706, 1970.
9. Domenico Ferrari, "A division method using a parallel multiplier, " IEEE Transactions on Electronic Computers, vol. EC-16, pp. 224-226, 1967.
10. William L. Gallagher and Earl E. Swartzlander, Jr., "Fault tolerant Newton-Raphson dividers using time shared TMR, " Proc. IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, pp. 240-248, 1996.
11. William L. Gallagher and Earl E. Swartzlander, Jr., "Fast error-correcting Newton-Raphson dividers using time shared TMR, " Proc. IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, pp. 243-251, 1997.
12. S. F. Anderson, J. G. Earle, R. E. Goldschmidt, and D. M. Powers, "The IBM System/360 Model 91: Floating-point execution unit, " IBM Journal of Research and Development, vol. 11, pp. 34-53, 1967.
13. Peter. W. Markstein, "Computation of elementary functions on the IBM RISC System/6000 processor, " IBM Journal of Research and Development, vol. 34, pp. 111-119, 1990.
14. Hideyuki Kabuo, Takashi Taniguchi, Akira Miyoshi, Hitoshi Yamashita, Miki Urano, Hisakazu Edamatsu, and Shigeo Kuninobu, "Accurate rounding scheme for the Newton-Raphson method us-ing redundant binary arithmetic, " IEEE Transactions on Computers, vol. 43, pp. 43-51, 1994.
15. P. Montuschi, L. Ciminiera, and A. Guistina, "Division unit with Newton-Raphson approximation and digit-by-digit renement of the quotient, " IEE Proceedings: Computers and Digital Techniques, vol. 141, pp. 317-324, 1994.
16. LSI Logic Corporation, Milpitas, California, LSI Logic 1.0 Micron Cell-Based Products Databook, February 1991.
17. K'Andrea C. Bickersta, Michael J. Schulte, and Earl E. Swartzlander, Jr., "Reduced area multipliers, " Proc. International Conference on Application-Specic Array Processors, pp. 478-489, 1993.
18. Johannes M. Mulder, Nhon T. Quach, and Michael J. Flynn, "An area model for on-chip memories and its application, " IEEE Journal of Solid-State Circuits, vol. 26, pp. 98-106, 1991.