-
2
-
-
0023978575
-
Parallel cell placement algorithms with quality equivalent to simulated annealing
-
Rose J. S., Snelgrove W. M., Vranesic Z. G. Parallel cell placement algorithms with quality equivalent to simulated annealing. IEEE Trans. Comput. Aided Design. 7:Mar. 1988;387-396.
-
(1988)
IEEE Trans. Comput. Aided Design
, vol.7
, pp. 387-396
-
-
Rose, J.S.1
Snelgrove, W.M.2
Vranesic, Z.G.3
-
5
-
-
0025399222
-
A parallel branch and bound algorithm for test generation
-
Patil S., Banerjee P. A parallel branch and bound algorithm for test generation. IEEE Trans. Comput. Aided Design. 9:Mar. 1990;313-322.
-
(1990)
IEEE Trans. Comput. Aided Design
, vol.9
, pp. 313-322
-
-
Patil, S.1
Banerjee, P.2
-
6
-
-
0027005302
-
Portable parallel test generation for sequential circuits, Digest of Papers
-
223, Santa Clara, CA
-
B. Ramkumar, P. Banerjee, 1992, Portable parallel test generation for sequential circuits, Digest of Papers, International Conference on Computer-Aided Design, 220, 223, Santa Clara, CA.
-
(1992)
International Conference on Computer-Aided Design
, pp. 220
-
-
Ramkumar, B.1
Banerjee, P.2
-
7
-
-
0029218789
-
Portable parallel algorithms for logic synthesis using the mis approach
-
585, Santa Barbara, CA
-
K. De, J. A. Chandy, S. Roy, S. Parkes, P. Banerjee, 1995, Portable parallel algorithms for logic synthesis using the mis approach, Proceedings of the International Parallel Processing Symposium, 579, 585, Santa Barbara, CA.
-
(1995)
Proceedings of the International Parallel Processing Symposium
, pp. 579
-
-
De, K.1
Chandy, J.A.2
Roy, S.3
Parkes, S.4
Banerjee, P.5
-
8
-
-
0004529209
-
Synthesis of multiple level logic from symbolic high-level description languages
-
196
-
B. Lin, A. Newton, 1989, Synthesis of multiple level logic from symbolic high-level description languages, Proceedings of the International Conference on VLSI, 187, 196.
-
(1989)
Proceedings of the International Conference on VLSI
, pp. 187
-
-
Lin, B.1
Newton, A.2
-
9
-
-
0028733849
-
A library-based approach to portable, parallel, object-oriented programming: Interface, implementation, and application
-
78, Washington, DC
-
S. Parkes, J. A. Chandy, P. Banerjee, 1994, A library-based approach to portable, parallel, object-oriented programming: Interface, implementation, and application, Supercomputing '94, 69, 78, Washington, DC.
-
(1994)
Supercomputing '94
, pp. 69
-
-
Parkes, S.1
J. A. Chandy2
Banerjee, P.3
-
10
-
-
0025564141
-
Implicit state transition graphs: Applications to sequential logic synthesis and test
-
87
-
P. Ashar, A. Ghosh, S. Devadas, A. Newton, 1990, Implicit state transition graphs: Applications to sequential logic synthesis and test, International Conference on Computer Aided Design, 84, 87.
-
(1990)
International Conference on Computer Aided Design
, pp. 84
-
-
Ashar, P.1
Ghosh, A.2
Devadas, S.3
Newton, A.4
-
15
-
-
0000759757
-
Parallel simulated annealing techniques
-
Greening D. R. Parallel simulated annealing techniques. Physica D. 42:1990;293-306.
-
(1990)
Physica D
, vol.42
, pp. 293-306
-
-
Greening, D.R.1
-
18
-
-
0025206726
-
Parallel simulated annealing algorithms for standard cell placement on hypercube multiprocessors
-
Banerjee P., Jones M. H., Sargent J. S. Parallel simulated annealing algorithms for standard cell placement on hypercube multiprocessors. IEEE Trans. Parallel Distrib. Systems. 1:Jan. 1990;91-106.
-
(1990)
IEEE Trans. Parallel Distrib. Systems
, vol.1
, pp. 91-106
-
-
Banerjee, P.1
Jones, M.H.2
Sargent, J.S.3
-
20
-
-
0023349607
-
Parallel algorithms for chip placement by simulated annealing
-
Darema F., Kirkpatrick S., Norton V. A. Parallel algorithms for chip placement by simulated annealing. IBM J. Res. Dev. 31:May 1987;391-402.
-
(1987)
IBM J. Res. Dev.
, vol.31
, pp. 391-402
-
-
Darema, F.1
Kirkpatrick, S.2
Norton, V.A.3
-
21
-
-
0028101661
-
ProperPLACE: A portable parallel algorithm for cell placement
-
941, Cancun, Mexico
-
S. Kim, J. A. Chandy, S. Parkes, B. Ramkumar, P. Banerjee, 1994, ProperPLACE: A portable parallel algorithm for cell placement, Proceedings of the International Parallel Processing Symposium, 932, 941, Cancun, Mexico.
-
(1994)
Proceedings of the International Parallel Processing Symposium
, pp. 932
-
-
Kim, S.1
Chandy, J.A.2
Parkes, S.3
Ramkumar, B.4
Banerjee, P.5
|