Modulo scheduling for the TMS320C6x VLIW DSP architecture

SIGPLAN Notices (ACM Special Interest Group on Programming Languages)

Volumn 34, Issue 7, 1999, Pages 28-34

  Stotzer, Eric ^a   Leiss, Ernst ^b  

^a TEXAS INSTRUMENTS   (United States)

^b University of Houston   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 0010360281     PISSN: 03621340     EISSN: None     Source Type: Journal    
DOI: 10.1145/315253.314427     Document Type: Article

References (19)

1. V.H. Allan, R.B. Jones, R.M. Lee, and S.J. Allan. Software pipelining. ACM Computing Surveys, 27(3):367-432, Sept. 1995.
2. A.B. Charlesworth. An approach to scientific array processing: The architectural design of the AP-120B/FPS-164 Family. IEEE Computer, 18-27, Sept. 1981.
3. A.L. Davis, E.J. Stolzer, R.E. Tatge, and A.S. Ward. Approaching peak performance with compiled code on a VLIW DSP. In Proceedings of ICSPAT Fall 1996.
4. J.C. Dehnert and R.A. Towle. Compiling for the Cydra 5. Journal of Supercomputing, 7(1/2), Jan. 1993.
5. K. Ebcioglu and T. Nakatani. A new compilation technique for parallelizing loops with unpredictable branches on a VLIW architecture. In Languages and Compilers for Parallel Computing, D. Gelertner, Editor, MIT press, Cambridge, MA, 213-229, 1990.
6. P. Faraboschi, G. Desoli, and J.A. Fisher. The latest word in digital and media processing. IEEE signal processing magazine, 59-85, March 1998.
7. R.A. Huff. Lifetime-sensitive modulo scheduling. In Proceedings of the ACM SIGPLAN '93 Conference on Programming Language Design and Implementation, 258-267, June 1993.
8. M. Lam. Software pipelining: An effective scheduling technique for VLIW machines. In Proceedings of the ACM SIGPLAN '88 Conference on Programming Language Design and Implementation, 318-328, June 1988.
9. E.L. Leiss. Parallel and Vector Computing: A Practical Introduction. McGraw-Hill, 1995.
10. A. Nicolau and R. Potasman. Realistic scheduling: Compaction for pipelined architectures. In Proceedings of the 23rd Annual Workshop on Microprogramming and Microarchitecture, 69-79, Nov. 1990.
11. st Annual International Symposium on Microarchitecture, 308-315, Nov. 1998.
12. J.H. Patel and E.S. Davidson. Improving the throughput of a pipeline by insertion of delays. In Proceedings of the 3rd Annual Symposium on Computer Architecture, 159-164, Jan. 1976.
13. B.R. Rau. Iterative modulo scheduling: an algorithm for software pipelining loops. In Proceedings of the 27th Annual Workshop on Microprogramming, 53-74, Nov. 1994.
14. B.R. Rau and J.A. Fisher. Instruction-level parallel processing: History, overview and perspective. Journal of Supercomputing, 7(1/2), Jan. 1993.
15. B.R. Rau and C.D. Glaeser. Some scheduling techniques and an easily schedulable horizontal architecture for high performace scientific computing. In Proceedings of the 14th Annual Workshop on Microprogramming, 183-198, Oct. 1981.
16. J. Ruttenberg, G.R. Gao, A. Stoutchinin, and W. Lichtenstein. Software pipelining showdown: Optimal vs. heuristic methods in a production compiler. In Proceedings of ACM SIGPLAN '96 Conference on Programming Language Design and Implementation, May 1996.
17. Texas Instruments, Inc. TMS320C62x/C67x CPU and Instruction Set Reference Guide. 1998.
18. N.J. Warter, J.W. Bockhaus, G.E. Haab, and K. Subramanian. Enhanced modulo scheduling for loops with conditional branches. In Proceedings of the 25th Annual International Symposium on Microarchitecture, 170-179, Dec. 1992.
19. N.J. Warter, D.M. Lavery, and W.W. Hwu. The benefit of predicated execution for software pipelining. In Proceedings of HICSS-26, Vol. 1, 497-506, Jan. 1993.