Influence of optical interconnects at the chip and board levels

Optical Engineering

Volumn 38, Issue 2, 1999, Pages 313-322

  Aicher, Wolfgang ^a   Haberger, Karl ^a  

^a Fraunhofer Institut fur Festkorpertechnologie   (Germany)

Author keywords

High speed interconnects; Inter chip commuication; Intra chip communication; System simulation; Wiring optimization

Indexed keywords

EID: 0006498344     PISSN: 00913286     EISSN: None     Source Type: Journal    
DOI: 10.1117/1.602090     Document Type: Article

References (14)

1. H. M. Ozaktas, "Paradigms of connectivity for computer circuits and networks," Opt. Eng. 31(7), 1563-1567 (1992).
2. D. K. Ferry, "Interconnection lengths and VLSI," IEEE Circuits Devices Mag., pp. 39-42 (July 1985).
3. P. Christie, J. E. Cotter, and A. M. Barrett, "Design and simulation of optically interconnected computer systems," Interconnection of High Speed and High Frequency Devices and Systems. Proc. SPIE 947, 19-24 (1988).
4. H. M. Ozaktas and J. W. Goodman, "Elements of a hybrid interconnection theory," Appl. Opt. 33(14), 2968-2987 (1994).
5. R. A. Nordin, A. F. J. Levi, R. N. Nottenburg, T. Tanbun-Ek, and R. A. Logan, "A systems perspective on digital interconnection technology," J. Lightwave Technol. 10(6), 811-827 (1992).
6. H. B. Bakoglu and J. D. Meindl, "A system-level circuit model for multi- and single-chip CPUs," ISSCC Digest of Technical Papers, pp. 308-310 (1987).
7. J. Fan, B. Catanzaro, V. H. Ozguz, C. K. Cheng, and S. H. Lee, "Design considerations and algorithms for partitioning optoelectronic multichip modules," Appl. Opt. 34(17), 3116-3127 (1995).
8. R. Sentinathan, J. L. Prince, and A. C. Cangellaris, "Module frequency estimation and noise budget limitations: trade-offs in multichip modules as a function of CMOS chip integration," IEEE Trans. Compon., Hybrids, Manuf. Technol. 16(5), 478-483 (1993).
9. T. Sudo, "Present and future directions for multichip module technologies," in Symp. VLSI Circuits: Digest of Technical Papers, pp. 51-54, IEEE (1994).
10. J. E. Cotter and P. Christie, "The analytical form of the length distribution function for computer interconnections," IEEE Trans. Circuits Syst. 38(3), 317-320 (1991).
11. W. E. Donath, "Wire length distribution for placements of computer logic," IBM J. Res. Dev. 25(3), 152-155 (1981).
12. A. V. Krishnamoorthy, P. J. Marchand, F. E. Kiamilev, and S. C. Esener, "Grain-size considerations for optoelectronic multistage in-terconnection networks," Appl. Opt. 31(26), 5480-5506 (1992).
13. Y. T. Huang, "Optimised integrated CMOS optical receiver for optical interconnects," IEE Proc. J 140(2), 107-114 (1993).
14. M. R. Feldman, S. C. Esener, C. C. Guest, and S. H. Lee, "Comparison between optical and electrical interconnects based on power and speed considerations," Appl. Opt. 27(9), 1742-1751 (1988).