Data relocation and prefetching for programs with large data sets

Proceedings of the Annual International Symposium on Microarchitecture, MICRO

Volumn Part F129425, Issue , 1994, Pages 118-127

  Yamada, Yoji ^a   Gyllenhall, John ^a   Haab, Grant ^a   Hwu, Wen Mei ^a  

^a UNIVERSITY OF ILLINOIS AT URBANA CHAMPAIGN   (United States)

Author keywords

Cache conflicts; Data copying; Data relocation; Program optimization; Software prefetching

Indexed keywords

CACHE MEMORY; COMPUTER ARCHITECTURE; HARDWARE;

CACHE CONFLICTS; CACHE PERFORMANCE; DATA COPYING; HARDWARE AND SOFTWARE; NESTED LOOP STRUCTURE; NUMERICAL APPLICATIONS; PROGRAM OPTIMIZATION; SOFTWARE PREFETCHING;

COST REDUCTION;

EID: 0006424869     PISSN: 10724451     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/192724.192740     Document Type: Conference Paper

References (17)

1. M. S. Lam, E. E. Rothberg, and M. E. Wolf, "The cache performance and optimizations of blocked algorithms", in Proc. Fourth Int'l Conf. on Architectural Support for Prog. Lang, and Operating Systems, pp. 63-74, Apr. 1991.
2. O. Temam, E. D. Granston, and W. Jalby, "To copy or not to copy: A compile-time technique for assessing when data copying should be used to eliminate cache conflicts", in Proceedings of Supercomputing '93, (Los Alamitos, California), pp. 410-419, IEEE Computer Society Press, Nov. 1993.
3. D. Gannon and W. Jalby, The characteristics of parallel programs, ch. The influence of memory hierarchy on algorithm organization: Programming FFTs on a vector multiprocessor. MIT press, 1987.
4. K. Gallivan, W. Jalby, U. Meier, and A. Sameh, "The impact of hierarchical memory systems on linear algebra design", Tech. Rep. CSRD-625, Center for Supercomputing Research and Development, University of Illinois, Urbana, IL, 1987.
5. J. W. C. Fu and J. H. Patel, "Data prefetching in multiprocessor vector cache memories", in Proc. 18th Ann. Int'l Symp. Computer Architecture, (Toronto, Canada), pp. 54-63, June 1991.
6. S. G. Abraham and D. E. Hudak, "Compile-time partitioning of iterative parallel loops to reduce cache coherence traffic", J. Parallel and Distributed Computing, vol. 2, pp. 318-328, 1991.
7. J.-L. Baer and T.-F. Chen, "An effective on-chip preloading scheme to reduce data access penalty", in Proceeding of Supercomputing '91, pp. 176-186, Nov. 1991.
8. T. C. Mowry, M. S. Lam, and A. Gupta, "Design and evaluation of a compiler algorithm for prefetching", in Proc. Fifth Int'l Conf. on Architectural Support for Prog. Lang, and Operating Systems, pp. 62-73, Oct. 1992.
9. W. Y. Chen, S. A. Mahlke, P. P. Chang, and W. W. Hwu, "Data access microarchitectures for superscalar processors with compiler-assisted data prefetching", in Proc. 24th Ann. Workshop on Microprogramming and Microarchitectures, (Albuquerque, NM.), Nov. 1991.
10. W. Y. Chen, S. A. Mahlke, W. W. Hwu, T. Kiyohara, and P. P. Chang, "Tolerating data access latency with register preloading", in Proceedings of the 6th International Conference on Supercomputing, July 1992.
11. P. P. Chang, S. A. Mahlke, W. Y. Chen, N. J. Wärter, and W. W. Hwu, "IMPACT: An architectural framework for multiple-instruction-issue processors", in Proc. 18th Ann. Int'l Symp. Computer Architecture, (Toronto, Canada), pp. 266-275, June 1991.
12. W. W. Hwu, S. A. Mahlke, W. Y. Chen, P. P. Chang, N. J. Warter, R. A. Bringmann, R. G. Ouellette, R. E. Hank, T. Kiyohara, G. E. Haab, J. G. Holm, and D. M. Lavery, "The superblock: An effective technique for VLIW and superscalar compilation", Journal of Supercomputing, vol. 7, pp. 229-248, Jan. 1992.
13. W. Pugh, "A practical algorithm for exact array dependence analysis", Communications of the ACM, vol. 35, pp. 102-114, Aug. 1992.
14. W. Pugh and D. Wonnacott, "Eliminating false data dependences using the omega test", in Proceedings of the SIGPLAN '92 Conference on Programming Language Design and Implementation, pp. 140-151, June 1992.
15. M. Berry, D. Chen, P. Koss, D. Kuck, S. Lo, Y. Pang, R. Roloff, A. Sameh, E. Clementi, S. Chin, D. Schneider, G. Fox, P. Messina, D. Walker, C. Hsiung, J. Schwarzmeier, K. Lue, S. Orzag, F. Seidl, O. Johnson, G. Swanson, R. Goodrum, and J. Martin, "The PERFECT club benchmarks: Effective performance evaluation of supercomputers", Tech. Rep. CSRD-827, Center for Supercomputing Research and Development, University of Illinois, Urbana, IL, May 1989.
16. J. W. C. Fu and J. H. Patel, "How to simulate 100 billion references cheaply", Tech. Rep. CRHC-91-30, Center for Reliable and High-Performance Computing, University of Illinois, Urbana, IL, 1991.
17. R. M. Russell, "The Cray-1 computer system", Communications of the ACM, vol. 21, pp. 63-72, Jan. 1978.