A new S ingle-clock flip-flop for half-S wing clocking

IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences

Volumn E82-A, Issue 11, 1999, Pages 2521-2526

  Kwon, Young Su ^a   Park, In Cheol ^a   Kyung, Chong Min ^a  

^a Korea Advanced Institute of Science and Technology (KAIST)   (South Korea)

Author keywords

Clocking power; Half swing clocking; Low power circuit

Indexed keywords

EID: 0005946626     PISSN: 09168508     EISSN: None     Source Type: Journal    
DOI: None     Document Type: Article

References (11)

1. B.J. Benschneider et al. A 300-MHz 64-b quad-issue CMOS RISC microprocessor IEEE J. Solid-State Circuits vol.30 no.ll pp.1203-1211 Nov. 1995.
2. H. Kojima S. Tanaka Y. Okada T. Hikage F. Nakazawa H. Matsushige H. Miyasaka and S. Hanamura A multicycle operational signal processing core for an adaptive equalizer VLSI Signal Process. VI pp. 150-158 Oct. 1993.
3. K. Yano et al. A 3.8ns CMOS 16 x 16 multiplier using complementary pass-transistor logic IEEE J. Solid-State Circuits vol.25 no.2 pp.388-395 April 1990.
4. R. Hossain L.D. Wronski and A. Albicki Low power design using double edge triggered flip-flops IEEE Trans. VLSI Systems vol.2 no.2 pp.261-265 1994.
5. K.M. Chu and D.L. Pulfrey A comparison of CMOS circuit techniques: Differential cascode voltage switch logic versus conventional logic IEEE J. Solid-State Circuits vol.22 no.4 pp.528-532 1987.
6. D.R. Renshaw and C.H. Lau Race-free clocking of CMOS pipelines using a simple global clock IEEE J. Solid-State Circuits vol.25 pp.766-769 1990.
7. J. Yuan and C. Svensson New single-clock CMOS latches and flip-flops with improved speed and power savings IEEE J. Solid-State Circuits vol.32 no.l pp.G2-G9 1997.
8. II. Kojima S. Tanaka and K. Sasaki Half-swing clocking scheme for 75% power saving in clocking circuitry IEEE J. Solid-State Circuits vol.30 no.4 pp.432-435 1995.
9. H. Kawaguchi and T. Sakurai A reduced clock-swing flipflop (RCSFF) for 63% power reduction IEEE J. SolidState Circuits vol.33 no.5 pp.807-811 1998.
10. J. Montanaro et al. A 160 MHz 32b 0.5 W CMOS RISC microprocessor ISSCC Digest of Technical Papers pp.214-215 1996.
11. K. Usaini et al. Automated low-power technique exploiting multiple supply voltages applied to a media processor IEEE J. Solid-State Circuits vol.33 no.3 pp.463-471 1998.