An accurate exploration of timing and area trade-offs in arithmetic optimization using carry-save-adders

Journal of Circuits, Systems and Computers

Volumn 10, Issue 5-6, 2000, Pages 279-292

  Kim, Young Tae ^a   Kim, Taewhan ^a  

^a Korea Advanced Institute of Science and Technology (KAIST)   (South Korea)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 0005517488     PISSN: 02181266     EISSN: None     Source Type: Journal    
DOI: 10.1016/s0218-1266(00)00019-6     Document Type: Article

References (11)

1. M. Potkonjak and J. Rabaey, "Optimizing resource utilization using transformations", in Proc. Int. Conf. Computer-Aided Design, 1991, pp. 88-91.
2. M. Potkonjak and J. Rabaey, "Maximally fast and arbitrarily fast implementation of linear computations", in Proc. Int. Conf. Computer-Aided Design, 1992, pp. 304-308.
3. R. Hartley and A. E. Casavant, "Tree-height minimization in pipelined architectures", in Proc. Int. Conf. Computer-Aided Design, 1989, pp. 112-115.
4. R. Hartley and A. E. Casavant, "Optimized pipelined networks of associative and commutative operators", IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems 13, 11 (1994) 1418-1425.
5. K. K. Parhi, "High-level algorithm and architecture transformations for DSP synthesis", J. VLSI Signal Processing 9 (1995) 121-143.
6. M. Janssens, F. Catthoor, and H. De Man, "A specification invariant technique for operation cost minimization in flow-graphs", in Proc. 7th Int. Symp. High-Level Synthesis, 1994, pp. 146-151.
7. M. Janssens, F. Catthoor, and H. De Man, "A specification invariant technique for regularity improvement between flow-graph clusters", in Proc. Eur. Design Automation Conf., 1996, pp. 138-143.
8. T. Kim, W. Jao, and S. Tjiang, "Circuit optimization using carry-save-adder cells", IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems 17, 10 (1998) 974-984.
9. J. Um, T. Kim, and C. L. Liu, "Optimal allocation of carry-save-adders in arithmetic optimization", in Proc. Int. Conf. Computer-Aided Design, 1999, pp. 410-413.
10. Synopsys Inc., Design Compiler Manual, 1999.
11. LSI Logic Inc., G10-p Cell-Based ASIC Product Databook, 1996.