Theoretical limits on the data dependent performance of asynchronous circuits

Proceedings - International Symposium on Asynchronous Circuits and Systems

Volumn , Issue , 1999, Pages 201-207

  Kearney, David ^a  

^a UNIVERSITY OF SOUTH AUSTRALIA   (Australia)

Author keywords

[No Author keywords available]

Indexed keywords

AREA PENALTY; ASYNCHRONOUS CIRCUITS; ASYNCHRONOUS SYSTEM; AVERAGE CASE; AVERAGE CASE PERFORMANCE; CIRCUIT COMPONENTS; DATA DEPENDENT; PERFORMANCE METRICES; SINGLE STAGE; SYNCHRONOUS CIRCUITS; THEORETICAL APPROACH; THEORETICAL LIMITS;

EID: 0005319651     PISSN: 15228681     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASYNC.1999.761534     Document Type: Conference Paper

References (16)

1. C.T. Gray W. Liu and R. K. Cavin "Timing Constraints for Wave-Pipelined Systems" IEEE T. on Computer Aided Design of Integrated Circuits and Systems, vol. 13, no. 8, pp. 987-1004 Aug 1994
2. R. Duncombe, P. Dockhom, J Morris and A. H. J. Sale "Efficient self-timed adders" 11th Australian Microelectronics Conference Queensland 1993 IREE IEAust.
3. D. A. Kearney N.W. Bergmann and R. G. Burford "Performance Enhancement Techniques for Wavefront Array Filter Structures" ISSPA96 Gold Coast 1996 IEEE
4. D. A. Kearney, and N. W. Bergmann, "Bundled Data Asynchronous Multipliers with Data Dependent Computation Times". In Proc. 3rd International Symposium on Advanced Research in Asynchronous Circuits and Systems, IEEE Computer Society 1997. pp. 186-197.
5. D. A. Kearney and N. W. Bergmann, "VLSI Design of an Asynchronous Multiplier with Data Dependent Processing Times". In Proc. 14th Australian Microelectonics Conference 1997. IEEE Society, pp. 282-287.
6. P. Denyer and D. Renshaw VLSI Signal Processing: A Bit-Serial Approach Addison-Wesley 1985
7. F. Baccelli and Z. Liu "Comparison properties of Stochastic Decision Free Petri Nets" IEEE T. on Automatic Control, vol. 37, no. 12, pp. 1905-1920 Dec. 1992
8. A. Cerone, D.A. Kearney and G.J. Milne, "Integrating the Verification of Timing, Performance and Correctness Properties of Concurrent Systems", Proceedings of the International Conference on Application of Concurrency to System Design (CSD'98), 1998, IEEE Comp. Soc. Press, 1998.
9. C. Tofts "Some Formal Musings on the Performance of Asynchronous Hardware" Technical Report UMCS-96-2-2 Dept. of Computer Science University of Manchester
10. D. A. Kearney and N. W. Bergmann "Performance Evaluation of Asynchronous Logic Pipelines with Data Dependent Processing Delays" 2nd Working Conference on Asynchronous Design Methodologies, South Bank University, London UK 30-31 May, 1995
11. F. Baccelli "Evolution Equations of Timed Petri nets" 30th Con/on Decision and Control 1991 UK IEEE
12. N. Sauer and X. Xie "Marking Optimization of Stochastic Timed Event Graphs" Applications and Theory of Petri Nets 1993 LNCS 691 Springer 1993
13. nd Ed Chapman and Hall 1982
14. G. F. Newell Approximate Behaviour of Tandem Queues Lect. Notes in Economic and Mathematical Systems 171 Springer 1979.
15. M. H. Ammar and S. B. Gershwin "Equivalence relations in queueing models of Fork Join Queueing Networks with blocking" Performance Evaluation, vol. 10, pp. 233-245 1989
16. Y. Dallery Z. Liu and A. Towsley "Duality and symmetry properties in assembly/disassembly networks" Res. Rep INRIA 1267, 1990