Self-repairable EPLDs: Design, self-repair, and evaluation methodology

Proceedings - NASA/DoD Conference on Evolvable Hardware, EH

Volumn 2000-January, Issue , 2000, Pages 183-193

  Lee, Chong H ^a   Perkowski, Marek A ^a   Hall, Douglas V ^a   Jun, David S ^a  

^a PORTLAND STATE UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

HARDWARE; LOGIC DEVICES; NASA; REPAIR;

DESIGN METHODOLOGY; EVALUATION METHODOLOGIES; HIGH SECURITIES; PROGRAMMABLE LOGIC DEVICE; SAFETY APPLICATIONS; SELF-REPAIRABLE; STUCK-AT FAULTS; UNIVERSAL TEST SETS;

FAULT DETECTION;

EID: 0003985372     PISSN: 15506029     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/EH.2000.869356     Document Type: Conference Paper

References (20)

1. D. L. Ostapko and S. J. Hong, "Fault Analysis and Test Generation for Programmable Logic Array (PLA)", IEEE Trans. on Computers, Vol. C-28, No. 9, pp. 617-627, September 1979.
2. K. S. Ramanatha and N. N. Biswas, "An On-Line Algorithm for the Location of Cross Point Faults in Programmable Logic Arrays", IEEE Trans. on Computers, Vol. C-32, No. 5, pp. 438-444, May 1983.
3. J. E. Smith, "Detection of Faults in Programmable Logic Arrays", IEEE Trans. on Computers, Vol. C-28, No. 11, pp. 845-853, November 1979.
4. H. Fujiwara and K. Kinoshita, "A Design of Programmable Logic Array with Universal Tests", IEEE Trans. on Computers, Vol. C-30, No. 11, pp. 823-829, November 1981.
5. W. Daehn and J. Mucha, "A Hardware Approach to Self-Testing of Large Programmable Logic Arrays", IEEE Trans. on Computers, Vol. C-30, No. 11, pp. 829-833, November 1981.
6. R. Treuer, H. Fujiwara, and V. K. Agarwal", Implementing a Built-In Self-Test PLA Design", IEEE Design and Test, pp. 37-48, April 1985.
7. rd quarter Journal, http://www.intel.co. uk/technology/itj/q31998/articles/, July 1998.
8. National Semiconductor Corporation, "Quality Network - Failure Rates of Major Processes at National Semiconductor, National Semiconductor Failure Rate Trends, and National Semiconductor Reliability", http://207.82.57.10/quality/pages, May 1999.
9. D. Sellers, "Quality and Reliability", Quality and Reliability Hand Book - Space Electronics Inc., http://www.spaceelectronics.com/Spaceprod/reliability/qr.html, June 1999.
10. "PLA and FPGA Devices", http://www.elec.uq.oz.au/~e3390/lectures/lect14/sld002.htm, 1998.
11. "Sequential Logic Design with PLDs", http://www.elec.uq.oz.au/~e3390/lectures/lect14/sld014.htm, 1998.
12. Lattice Semiconductor Corporation, "Lattice Semiconductor Data Book 1996", Lattice Semiconductor Corporation, pp. 365-392, 1996.
13. J. P. Hayes, "Fault Modeling", IEEE Design & Test of Computers, pp. 88-95, April 1985.
14. th ACM/IEEE Design Automation Conference, pp. 173-180, 1987.
15. Y. K. Malaiya, "A New Fault Model and Testing Technique for CMOS Devices", 1982 International Test Conference, PP. 25-34, November 1982.
16. S. C. Ma, "Testing BiCMOS and Dynamic CMOS Logic", Center for Reliable Computing Technical Report, No. 95-1, June 1995.
17. M. Marinescu, "Simple and Efficient Algorithms for Functional RAM Testing", 1982 International Test Conference, pp. 236-239, November 1982.
18. R. Nair, S. M. Thatte, and J. A. Abraham, "Efficient Algorithms for Testing Semiconductor Random-Access Memories", IEEE Trans. on Computers, Vol. C-27, No. 6, pp. 572-576, June 1978.
19. F. G. Cockerill, "Quality Control for Production Testing", 1982 International Test Conference, pp. 308-314, November 1982.
20. LSI Logic Corporation, "LCA/LEA500K Array-Based Products Databook", Document DB04-000002-03, Fourth Edition, May 1997.