Handling borders in systolic architectures for the 1-D discrete wavelet transform for perfect reconstruction

IEEE Transactions on Signal Processing

Volumn 48, Issue 5, 2000, Pages 1365-1378

  Ferretti, Marco ^a   Rizzo, Davide ^a  

^a UNIVERSITY OF PAVIA   (Italy)

Author keywords

High level synthesis; Image coding; Systolic arrays; Very large scale integration; Wavelet transforms

Indexed keywords

EID: 0001500650     PISSN: 1053587X     EISSN: None     Source Type: Journal    
DOI: 10.1109/78.839983     Document Type: Article

References (23)

1. O. RioulandM. Vetterli, Wavelets and signal processing, IEEE Signal Processing Mag., pp. 14-37, Oct. 1991.
2. G. Strang and T. Nguyen, Wavelets and Filter Banks. Wellesley, MA: Wellesley-Cambridge, 1996.
3. C. Chakrabarthi and M. Vishwanath, Efficient realizations of the discrete and continuous wavelet transform: From single chip implementations to mappings on SIMD array computers, IEEE Trans. Signal Processing, vol. 43, pp. 759-771, Mar. 1995.
4. K. K. Parhi and T. Nishitani, VESI architectures for discrete wavelet transforms, IEEE Trans. Very Large Scale Integration, vol. 1, pp. 191-202,June 1993.
5. S. Chang, M. H. Eee, and J. J. Cha, A simple parallel architecture for discrete wavelet transform, in P roc. ISCAS, Hong Kong, June 1997, pp. 2100-2103.
6. J. Chen and M. A. Bayoumi, A 2-D DWT VESI architecture for video compression, in Proc. Workshop VLSI Signal Process. VIII, Oct. 1995, pp. 303-312.
7. H. Y. H. Chuang and E. Chen, VESI architectures for fast 2-D discrete orthonormal wavelet transform, J. VLSI Signal Process., vol. 10, pp. 225-236, 1995.
8. M. Vishwanath, R. M. Owens, and M. J. Irwin, VESI architectures for the discrete wavelet transform, IEEE Trans. Circuits and Systems II, vol. 42, pp. 305-316, May 1995.
9. R. Lang, E. Plesner, H. Schröder, and A. Spray, An efficient systolic architecture for the one-dimensional wavelet transform, Proc. SPIE, vol. 2242, pp. 925-935, 1994.
10. J. Fridman and E. S. Manolakos, On the synthesis of regular VLSI architectures for the 1-D discrete wavelet transform, in Proc. SPIE Conf. Math. Imaging: Wavelet Appl. Signal Image Process. II, San Diego, CA, July 1994.
11. _, Discrete wavelet transform: Data dependence analysis and synthesis of distributed memory and control array architectures, IEEE Trans. Signal Processing, vol. 45, pp. 1291-1309, May 1997.
12. S. B. Syed and M. A. Bayoumi, A scalable architecture for discrete wavelet transform, in Proc. Computer Arch. Machine Percep., Como, Italy, Sept. 1995, pp. 44-50.
13. S. Mallat, A theory for multiresolution signal decomposition: The wavelet representation, IEEE Trans. Pattern Anal. Machine Intell., vol. 11, pp. 674-693, July 1989.
14. M. Vishwanath, The recursive pyramid algorithm for the discrete wavelet transform, IEEE Trans. Signal Processing, vol. 42, pp. 673-677, Mar. 1994.
15. C. Taswell and K. C. McGill, Length-preserving wavelet transform algorithms for zero-padded and linearly-extended signals, http://www.toolsmiths.com/papers.shtml.
16. _, Algorithm 735: Wavelet transform algorithms for finite duration discrete-time signals, ACM Trans. Math. Softw., no. 3, pp. 398-412, 1994.
17. J. Shapiro, Embedded image coding using zerotrees of wavelet coefficients, IEEE Trans. Signal Processing, vol. 41, pp. 3445-3462, Dec. 1993.
18. M. Smith and S. Eddins, Analysis/synthesis techniques for subband image coding, IEEE Trans. Acoust., Speech, Signal Processing, vol. 38, pp. 1446-1456, Aug. 1990.
19. C. M. Brislawn, Symmetric extension transform, in Wavelet Image and Video Compression, P. Topiwala, Ed. Boston, MA: Kluwer, 1998.
20. S. Y. Kung, VLSI Array Processors. Englewood Cliffs, NJ: PrenticeHall, 1988.
21. S. K. Rao and T. Kailath, Architecture design for regular iterative algorithms, in Systems and Signal Processing Systems, E. E. Swartzlander Jr., Ed. New York: Marcel Dekker, 1987, pp. 209-257.
22. J. Teich and L. Thiele, Control generation in the design of processor arrays,/ VLSI Signal Processing, vol. 3, pp. 77-92, 1991.
23. M. Ferretti and D. Rizzo, On the synthesis of a controller for handling borders in systolic architectures for 1-D discrete wavelet transform, in Proc. MVA, IAPR Workshop Machine Vision Appl., Chiba, Japan, Nov. 17-19, 1998, pp. 396-101.