A Propagation-Delay Expression and its Application to the Optimization of Polysilicon Emitter ECL Processes

IEEE Journal of Solid-State Circuits

Volumn 23, Issue 1, 1988, Pages 251-259

  Cho, Eng Fong ^a   Brunnschweiler, Arthur ^a   Ashburn, Peter ^a  

^a UNIVERSITY OF SOUTHAMPTON   (United Kingdom)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 0001451810     PISSN: 00189200     EISSN: 1558173X     Source Type: Journal    
DOI: 10.1109/4.286     Document Type: Article

References (21)

1. S. K. Ghandi, The Theory and Practice of Microelectronics. New York: Wiley, ch. 14.
2. D. A. Antoniadis, S. E. Hansen, R. W. Dutton, and A. B. Gonzalez, “SUPREMI—A program for IC process modeling and simulation,” Stanford Electron. Lab., Stanford Univ., Stanford, CA, Tech. Rep. 5019-1, May 1977.
3. D. J. Roulston, S. G. Chamberlain, and J. Sehgal, “Simplified computer-aided analysis of double-diffused transistors including two dimensional, high-level effects,” IEEE Trans. Electron Devices, vol. ED-19, pp. 809–820, 1972.
4. D. D. Tang and P. M. Solomon, “Bipolar transistor design for optimized power-delay logic circuits,” IEEE J. Solid-state Circuits, vol. SC-14, pp. 679–684, 1979.
5. R. Ranfft and H.-M. Rein, “A simple optimisation procedure for bipolar subnanosecond ICs with low power dissipation,” Microelectron. J., vol. 13, pp. 23–28, 1982.
6. L. W. Nagel and D. O. Pederson, “Simulation program with integrated circuit emphasis ‘SPICE’,” presented at the 16th Midwest Symp. Circuit Tneory, Waterloo, Ont., Canada, 1973.
7. E. F. Chor, “Studies of polysilicon emitter transistors and their applications to high speed logic circuits,” Ph.D. Dissertation, Univ. of Southampton, Southampton, England, Mar. 1986.
8. W. M. C. Sansen and C. Wrigley, “Characterization and measurement of the base and emitter resistances of bipolar transistors,” IEEE J. Solid-state Circuits, vol. SC-7, pp. 492–498, 1972.
9. L. J. Van der Pauw, “A method of measuring specific resistivity and Hall effect of disc of arbitrary shape,” Phillips Res. Rep., vol. 13, pp. 1–9, 1958.
10. I. E. Getreu, Modeling the Bipolar Transistor ‘Tektronix, Inc., Beaverton, OR’. Amsterdam: Elsevier, 1976.
11. T. H. Ning and D. D. Tang, “Method for determining the emitter and base series resistance of bipolar transistors,” IEEE Trans. Electron Devices, vol. ED-31, pp. 409–412, 1984.
12. B. Soerowirdjo and P. Ashbum, “Effects of surface treatments on the electrical characteristics of bipolar transistors with polysilicon emitters,” Solidstate Electron., vol. 26, pp. 495–498, 1983.
13. A. Cuthbertson and P. Ashbum, “Self-aligned transistors with polysilicon emitters for bipolar VLSI,” IEEE Trans. Electron Devices, vol. ED-32, pp. 242–247, 1985.
14. A. Cuthbertson and P. Ashbum, “Self-aligned transistors with enhanced efficiency polysilicon emitters,” in IEDM Tech. Dig., 1984, pp. 749–752.
15. C. T. Kirk, “A theory of transistor cutoff frequency ‘fT’ falloff at high current densities,” IRE Trans. Electron Devices, vol. ED-9, pp. 164–174, 1962.
16. A. Van der Ziel and D. Agouridis, “The cutoff frequency falloff in UHF transistors at high current,” Proc. IEEE ‘Lett.’, vol. 54, pp. 411–412, 1966.
17. R. Ranfft and H.-M. Rein, “highspeed bipolar logic circuits with low power consumption for LSI—A comparison,” IEEE J. Solid-state Circuits, vol. SC-17, pp. 703–712, 1982.
18. T. Sakai etal, “A 3-ns 1-kbit Ram using super self-aligned process technology,” IEEE J. Solid-state Circuits, vol. SC-16, pp. 424–428, 1981.
19. E. F. Chor, P. Ashbum, and A. Brunnschweiler, “Emitter resistance of arsenic-and phosphorus-doped polysilicon emitter transistors,” IEEE Electron Device Lett., vol. EDL-6, pp. 516–518, 1985.
20. M. Suzuki, K. Hagimoto, H. Ichino, and S. Konaka, “A 9-GHz frequency divider using Si bipolar super self-aligned process technology,” IEEE Electron Device Lett., vol. EDL-6, p. 181, 1985.
21. T. Sakai, S. Konaka, Y. Yamamotor, and M. Suzuki, “Prospects of SST technology for highspeed LSI,” in IEDM Tech. Dig., 1985, pp. 18–21.