High performance analog VLSI computational circuits

IEEE Journal of Solid-State Circuits

Volumn 33, Issue 4, 1998, Pages 644-649

  Zarabadi, Seyed R ^a   Ismail, Mohammed ^b   Hung, Chung Chih ^b,c  

^a DELPHI CORPORATION   (United States)

^b Ohio State University   (United States)

^c S3 Inc   (United States)

Author keywords

Analog biCMOS; Analog CMOS; Analog computational circuits; Analog multipliers; Analog signal processing; Communication circuits; Mixers

Indexed keywords

EID: 0001091310     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/4.663572     Document Type: Article

References (18)

1. S. Zarabadi, M. Ismail, and F. Larsen, "Basic BiCMOS circuit techniques," in Analog VLSI: Signal and Information Processing, M. Ismail and T. Fiez, Eds. New York: McGraw Hill, 1994, ch. 5.
2. M. Ismail, S.-C. Huang, C.-C. Hung, S. Zarabadi, and F. Larsen, "Basic CMOS and BiCMOS analog cell design," in Microsystems Technology P for Multimedia Applications: An Introduction, B. Sheu, M. Ismail, E. Sanchez-Sinencio, and T. Wu, Eds. Piscataway, NJ: IEEE, 1995, ch. 7-1.
3. F. Larsen, "Bipolar device characterization and design in CMOS technologies for the design of high-performance low-cost BiCMOS analog integrated circuits," Ph.D. dissertation, Dept. of Elect. Eng., Ohio State Univ., Columbus, OH, 1994.
4. F. Larsen and M. Ismail, "A continuous-time offset-compensated high speed BiCMOS comparator," in Proc. IEEE ISCAS, Atlanta, GA, May 1996, pp. 1.285-1.288.
5. _, "Issues in the design of analog BiCMOS integrated circuits," in Proc. IEEE ISCAS, Atlanta, GA, May 1996, pp. 1.361-1.364.
6. S. R. Zarabadi, "Design of analog VLSI circuits in BiCMOS/CMOS technology," Ph.D. dissertation, Dept of Elect. Eng., Ohio State Univ., Columbus, OH, 1992.
7. S. R. Zarabadi and M. Ismail, "Linear voltage to current converter including feedback network," U.S. Patent 5 317 279, filed Dec. 31, 1992, issued May 31, 1994.
8. S. T. Dupuie and M. ismail, "High frequency CMOS transconductors," in Analog IC Design: The Current-Mode Approach, C. Toumazou, F. T. Lidgey, and D. G. Haigh, Eds. London, U.K.: Peter Peregrinus Ltd., 1990, ch. 5.
9. E. Seevinch and R. F. Wassenaar, "A versatile CMOS linear transconductor /square-law function circuit," IEEE J. Solid-State Circuits, vol. SC-22, pp. 366-377, June 1987.
10. A. Nedungadi and T. R. Viswanathan, "Design of linear CMOS transconductance elements," IEEE Tran. Circuits Syst., vol. CAS-31, pp. 891-894, Oct. 1984.
11. B. Gilbert, "A new high-performance monolithic multiplier using active feedback," IEEE J. Solid-State Circuits, vol. SC-9, pp. 364-373, Dec. 1974.
12. J. N. Babanezhad and G. C. Temes, "A 20 V four-quadrant CMOS analog multiplier," IEEE J. Solid-State Circuits, vol. SC-20, pp. 1158-1168, Dec. 1985.
13. K. Bult and H. Wallinga, "CMOS four-quadrant analog multiplier," IEEE J. Solid-State Circuits, vol. SC-21, pp. 430-435, June 1986.
14. D. C. Soo and R. G. Meyer, "A four-quadrant NMOS analog multiplier," IEEE J. Solid-State Circuits, vol. SC-17, pp. 1174-1178, Dec. 1982.
15. Z. Wang, "A CMOS four-quadrant analog multiplier with single-ended voltage output and improved temperature performance," IEEE J. Solid-State Circuits, vol. 26, pp. 1293-1301, Sept. 1991.
16. C.-C. Hung, K. Halonen, M. Ismail, V. Porra, and A. Hyogo, "A low voltage, low power CMOS 5th-order elliptic GM-C filter for baseband mobile, wireless communication," IEEE Trans. Circuits Syst. Video Technol., special issue on Multimedia Technology, Systems and Applications, vol. 7, pp. 584-593, Aug. 1997.
17. C.-C. Hung, C. Hwang, M. Ismail, K. Halonen, and V. Porra, "Low-voltage CMOS rail-to-rail V-I converters," J. Analog Integrated Circuits and Signal Processing, vol. 13, no. 3, pp. 261-274, July 1997.
18. C.-C. Hung, "Low voltage, low power CMOS analog circuit design techniques for mobile, portable VLSI applications," Ph.D. dissertation, Dept. of Elect. Eng., Ohio State Univ., Columbus, OH, 1997.