Field-programmable smart-pixel arrays: Design, VLSI implementation, and applications

Applied Optics

Volumn 38, Issue 5, 1999, Pages 838-846

  Sherif, Sherif S ^a   Griebel, Stefan K ^a   Au, Albert ^b   Hui, Dennis ^b   Szymanski, Ted H ^b   Hinton, H Scott ^a  

^a UCB 450   (United States)

^b MCGILL UNIVERSITY   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 0001064097     PISSN: 1559128X     EISSN: 21553165     Source Type: Journal    
DOI: 10.1364/AO.38.000838     Document Type: Article

References (13)

1. H. S. Hinton, “Architectural considerations for photonic switching networks,” IEEE J. Selected Areas Commun. 6, 1209-1226 (1988).
2. T. H. Szymanski and H. S. Hinton, “Architecture of field programmable smart pixel arrays,” in Proceedings of the International Conference on Optical Computing 94 Vol. 139 of IOP Conference Proceedings (Institute of Physics, Bristol, UK, 1995), pp. 497-500.
3. T. H. Szymanski, “Field programmable smart pixel arrays for an intelligent optical backplane,” in Proceedings of the Fourth Canadian Workshop on Field Programmable Devices (The University of Toronto, Toronto, Canada, 1996), pp. 55-61.
4. S. S. Sherif, T. H. Szymanski, and H. S. Hinton, “Design and implementation of a field programmable smart pixel array,” in Proceedings of the 1996IEEE/LEOS Summer Topical Meeting (Institute of Electrical and Electronics Engineers, New York, 1996), pp. 78-79.
5. T. M. Pinkston and C. Kuznia, “Smart-pixel-based network interface chip,” Appl. Opt. 36, 4871-4880 (1997).
6. D. Fey, B. Kasche, C. Burkert, and O. Tschache, “Specifications for a reconfigurable optoelectronic VLSI processor suit-able for digital signal processing,” Appl. Opt. 37, 284-295 (1998).
7. M. Ishikawa, “System architecture for integrating optoelectronic computing,” Optoelectron. Devices Technol. 9, 29-36 (1994).
8. J. Depreitere, H. Neefe, H. van marck, J. Van Campenhout, R. Baets, B. Dhoedt, H. Thienpont, and I. Veretennicoff, “An optoelectronic 3D field programmable gate array,” in Proceedings of the Fourth International Workshop on Field Programmable Logic and Applications (Springer-Verlag, Prague, 1994), pp. 352-360.
9. K. W. Goossen, J. A. Walker, L. A. D’Asaro, S. P. Hui, and B. Tseng, “GaAs MQW modulator integrated with silicon CMOS,” IEEE Photon. Technol. Lett. 7, 360-362 (1995).
10. T. H. Szymanski and H. S. Hinton, “A reconfigurable intelligent optical backplane for parallel computing and communications,” Appl. Opt. 35, 1253-1268 (1996).
11. L-Edit Layout Editor Manual, Version 5, Tanner Research, Inc., 2650 East Foothill Boulevard, Pasadena, Calif. 91107 (1995).
12. D. R. Rolston, B. Robertson, H. S. Hinton, and D. V. Plant, “Analysis of a microchannel interconnect based on the clustering of smart-pixel-device windows,” Appl. Opt. 35, 1220-1233 (1996).
13. S. K. Griebel, M. Richardson, K. E. Devenport, and H. S. Hinton, “Experimental performance of an ATM-based buffered hyperplane CMOS-SEED smart pixel array,” in Optoelectronic Interconnects and Packaging IV, R. T. Chen and P. S. Guilfoyle, eds., Proc. SPIE 3005, 254-256 (1997).