Reducing the mean latency of floating-point addition

Theoretical Computer Science

Volumn 196, Issue 1-2, 1998, Pages 201-214

  Oberman, Stuart F ^a   Flynn, Michael J ^a  

^a STANFORD UNIVERSITY   (United States)

Author keywords

Addition; Computer arithmetic; Floating point; Variable latency

Indexed keywords

EID: 0000803272     PISSN: 03043975     EISSN: None     Source Type: Journal    
DOI: 10.1016/S0304-3975(97)00201-6     Document Type: Article

References (19)

1. ANSI/IEEE Std 754-1985, IEEE Standard for Binary Floating-Point Arithmetic.
2. P. Bannon et al., Internal architecture of Alpha 21164 microprocessor, in: Digest of Papers, COMPCON 95, 1995, pp. 79-87.
3. B.J. Benschneider et al., A pipelined 50 MHz CMOS 64 bit floating-point arithmetic processor, IEEE J. Solid-State Circuits 24(5) (1989) 1317-1323.
4. M. Birman, A. Samuels, G. Chu, T. Chuk, L. Hu, J. McLeod, J. Barnes, Developing the WTL 3170/3171 Sparc floating-point co-processors, IEEE Micro. 10(1) (1990) 55-63.
5. M.P. Farmwald, On the design of high performance digital arithmetic units, Ph.D. Thesis, Stanford University, 1981.
6. D. Greenley et al., UltraSPARC: the next generation superscalar 64 bit SPARC, in: Digest of Papers, COMPCON 95, 1995, pp. 442-451.
7. E. Hokenek, R.K. Montoye, Leading-zero anticipator (LZA) in the IBM RISC System/6000 floating-point execution unit, IBM J Res. Dev. 34(1) (1990) 71-77.
8. L. Kohn, S.W. Fu, A 1 000 000 transistor microprocessor, in: Digest of Technical Papers, IEEE Internat. Solid-State Circuits Conf. 1989, pp. 54-55.
9. J.A. Kowaleski et al., A dual-execution pipelined floating-point CMOS processor, in: Slide Supplement to Digest of Technical Papers, IEEE Internat. Solid-State Circuits Conf. 1996, p. 287.
10. P.Y. Lu, A. Jain, J. Kung, P.H. Ang, A 32-mflop 32b CMOS floating-point processor, in: Digest of Technical Papers, IEEE Internat. Solid-State Circuits Conf. 1988, pp. 28-29.
11. S.F. Oberman, M.J. Flynn, Design issues in division and other floating-point operations, IEEE Trans. Comput. 46(2) (1997) 154-161.
12. N.T. Quach, M.J. Flynn, An improved algorithm for high-speed floating-point addition, Tech. Rep. No. CSL-TR-90-442, Stanford University, 1990.
13. N.T. Quach, M.J. Flynn, Design and implementation of the SNAP floating-point adder, Tech. Rep. No. CSL-TR-91-501, Stanford University, 1991.
14. N.T. Quach, M.J. Flynn, Leading one prediction-implementation, generalization, and application, Tech. Rep. No. CSL-TR-91-463, Stanford University, 1991.
15. H.P. Sit, M.R. Nofal, S. Kimn, An 80 MFLOPS floating-point engine in the Intel i860 processor, in: Proc. IEEE Internat. Conf. on Computer Design, 1989, pp. 374-379.
16. SPEC Benchmark Suite Release 2/92.
17. A. Srivastava, A. Eustace, ATOM: A system for building customized program analysis tools, in: Proc. SIGPLAN '94 Conf. on Programming Language Design and Implementation, June 1994, pp. 196-205.
18. D.W. Sweeney, An analysis of floating-point addition, IBM Systems J. 4 (1965) 31-42.
19. S. Waser, M. Flynn, Introduction to Arithmetic for Digital Systems Designers, Holt, Rinehart, Winston, New York, 1982.