Reconfiguration Techniques for a Single Scan Chain

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 14, Issue 6, 1995, Pages 750-765

  Breuer, Melvin A ^b  

^a SUN MICROSYSTEMS   (United States)

^b UNIVERSITY OF SOUTHERN CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 0000737675     PISSN: 02780070     EISSN: 19374151     Source Type: Journal    
DOI: 10.1109/43.387735     Document Type: Article

References (15)

1. IEEE Standard Test Access Port and Boundary Scan Architecture, IEEE Standard 1149.1-1990, 1990.
2. R. Gupta, R. Srinivasan, and M. A. Breuer, “Reorganizing circuits to aid testability,” IEEE Design & Test, vol. 8, no. 3, pp. 49–57, Sept. 1991.
3. F. Beenker, R. Dekker, R. Stans, and M. Van der Star, “Implementing macro test in silicon compiler design,” IEEE Design & Test, vol. 7, no. 2, pp. 41–51, Apr. 1990.
4. S. P. Morley and R. A. Marlett, “Selectable length partial scan: A method to reduce vector length,” in Proc. Int. Test Conf., Nov. 1991, pp. 385–392.
5. Y. Choi and T. Jung, “Configuration of a boundary scan chain for optimal testing of clusters of nonboundary scan devices,” in Proc. Int. Conf. Computer-Aided Design, Nov. 1992., pp. 13–16
6. M. Abramovici, M. A. Breuer, and A. D. Friedman, Digital Systems Testing and Testable Design. New York: Computer Science, 1990.
7. S. Narayanan, C. A. Njinda, and M. A. Breuer, “Optimal sequencing of scan registers,” in Proc. Int. Test Conf., Sept. 1992, pp. 293–302.
8. S. Narayanan, R. Gupta, and M. A. Breuer, “Optimal configuring of multiple scan chains,” IEEE Trans. Comput., vol. 42, no. 9, pp. 1121–1131, Sept. 1993.
9. S. Narayanan, “Scan chaining and test scheduling in an integrated scan design system,” Ph.D. dissertation, Dept. of Elec. Eng.-Syst., Univ. of Southern California, Los Angeles, Aug. 1994.
10. M. R. Garey and D. S. Johnson, Computers and Intractability. New York: W. H. Freeman, 1979.
11. E. L. Lawler, “Optimal sequencing of a single machine subject to precedence constraints,” Management Sci., vol. 19, no. 5, pp. 544–546, Jan. 1973.
12. K. R. Baker, Introduction to Sequencing and Scheduling. New York: Wiley, 1974.
13. F. Brglez, D. Bryan, and K. Kozminski, “Combinational profiles of sequential benchmark circuits,” in Proc. Int. Symp. Circuits Syst., May 1989, pp. 1929–1934.
14. R. Jain, K. Kucukcakar, M. Mlinar, and A. Parker, “Experience with the ADAM synthesis system,” in Proc. 26th Design Automation Conf., July 1989, pp. 56–61.
15. R. Gupta, R. Gupta, and M. A. Breuer, “The BALLAST methodology for structured partial scan design,” IEEE Trans. Computers, vol. 39, no. 4, pp. 538–543, Apr. 1990.