Complete worst-case execution time analysis of straight-line hard real-time programs

Journal of Systems Architecture

Volumn 46, Issue 4, 2000, Pages 339-355

  Stappert, Friedhelm ^a   Altenbernd, Peter ^a  

^a C LAB   (Germany)

Author keywords

Cache memory; Hard real time; Longest executable path; Pipelined execution; Worst case execution time

Indexed keywords

EID: 0000626731     PISSN: 13837621     EISSN: None     Source Type: Journal    
DOI: 10.1016/S1383-7621(99)00010-7     Document Type: Article

References (35)

1. A.V. Aho, R. Sethi, J.D. Ullman, Compilers - Principles, Techniques, and Tools, Addison-Wesley, New York, 1986.
2. P. Altenbernd, On the false path problem in hard real-time programs, in: Proceedings of the 8th Euromicro Workshop on Real Time Systems (WRTS), L'Aquila, 1996, pp. 102-107.
3. P. Altenbernd, CHaRy: The C-LAB hard real-time system to support mechatronical design, in: Proceedings of the International Conference and Workshop on Engineering of Computer Based Systems (ECBS), Monterey, 1997, pp. 271-278.
4. N. Altman, N. Weideman, Timing Variations in Dual Loop Benchmarks. Technical Report CMU/SEI-87-TR-22, Software Engineering Institute, Carnegie Mellon University, 1987.
5. N.C. Audsley, A. Burns, M.F. Richardson, A.J. Wellings, Hard real-time scheduling: the deadline monotonic approach, IEEE Workshop on Real-Time Operating Systems and Software (1991).
6. S. Basumallick, K. Nilsen, Cache issues in real-time systems, ACM SIGPLAN Workshop on Language, Compiler and Tool Support for Real-Time Systems, 1994.
7. J. Busquets-Mataix, J. Martin, R. Carot, A. Wellings, Adding instruction Cache effect to an exact schedulability analysis of preemptive real-time systems, in: Proceedings of the 8th Euromicro Workshop on Real-Time Systems, 1996.
8. R. Chapman, Static Timing Analysis and Program Proof, Ph.D. Thesis, Computer Science Department, University of York, 1995.
9. J. Engblom, P. Altenbernd, A. Ermedahl, Facilitating worst-case execution times analysis for optimized code, in: Proceedings of the 10th Euromicro Workshop on Real-time Systems, 1998, pp. 146-153.
10. A. Ermedahl, J. Gustafsson, Deriving Annotations for Tight Calculation of Execution Time, in: Proceedings of Euro-Par 97, 1997.
11. J. Gustafsson, A. Ermedahl, Automatic derivation of path and loop annotations in object-oriented real-time programs, Joint Workshop on Parallel and Distributed Real-Time Systems, Geneva, Switzerland, 1997.
12. Hansson H., Lawson H., Bridal O., Eriksson C., Larsson S., Lönn H., Strömberg M. BASEMENT: An architecture and methodology for distributed automotive real-time systems. IEEE TC. 46(9):1997;1016-1027.
13. D. Harel, A. Naamad, The STATEMATE Semantics of Statecharts, ACM Trans. Soft. Eng. Method 5 (4) (1996).
14. M.G. Harmon, T.P. Baker, D.B. Whalley, A Retargetable Technique for Predicting Execution Time, in: Proceedings of the 13th IEEE Real-Time Systems Symposium, 1992, pp. 68-77.
15. A. Christopher Healy, D.B. Whalley, Marion G. Harmon, Integrating the timing analysis of pipelining and instruction caching, IEEE Real-Time Systems Symposium (1995) 288-297.
16. J.L. Hennessy, D.A. Patterson, Computer Architecture: A Quantitative Approach, Morgan Kaufmann, Los Altos, 1996.
17. i-Logix Inc., Statemate MAGNUM Reference Manuals, 1997.
18. Integrated Systems Inc., MATRIXx Reference Manuals, 1997.
19. Joseph M. On a problem in real-time computing. Information Processing Letters. 20(4):1985;173-177.
20. B. Kleinjohann, E. Kleinjohann, J. Tacken, The SEA Language for System Engineering and Animation, Applications and Theory of Petri Nets, LNCS 1091, Springer, Berlin, 1996.
21. Y.-T. Steven Li, S. Malik, A. Wolfe, Efficient Microarchitecture Modelling and Path Analysis for Real-Time Software, in: Proceedings of the Real-Time Systems Symposium, 1995, pp. 298-307.
22. Y.-T. Steven Li, S. Malik, A. Wolfe, Cache Modelling for Real-Time Software: Beyond Direct Mapped Instruction Caches, in: Proceedings of the Real-Time Systems Symposium, 1996, pp. 254-263.
23. S.-S. Lim, Y. Hyun Bae, G. Tae Jang, B.-D. Rhee, S. Lyul Min, C. Yun Park, H. Shin, K. Park, S.-M. Moon, C. Sang Kim, An Accurate Worst Case Timing Analysis for RISC Processors, in: Proceedings of the 15th IEEE Real-Time Systems Symposium, 1994, pp. 97-108.
24. Liu C.L., Layland J.W. Scheduling algorithms for multiprogramming in a hard real-time environment. Journal of ACM. 20(1):1973;46-61.
25. P. Maißer et al., Alaska 2.0 Handbuch (in German). TU Chemnitz, I&M, Chemnitz, 1993.
26. A. Mok, Evaluating tight execution time bounds of programs by annotations, IEEE Workshop on Real-Time Operating Systems and Software, 1989, pp. 74-80.
27. Motorola/IBM Inc., PowerPC 604 RISC Microprocessor User's Manual, 1994.
28. F. Müller, Static Cache Simulation and its Applications. Ph.D. Dissertation, Department of Computer Science, Florida State University Tallahassee, 1994.
29. F. Müller, Generalizing Timing Predictions to Set-Associative Caches, Technical Report TR 96-66, Humboldt-Universitaet Berlin, Institut fuer Informatik, 1996.
30. K. Narasimhan, K.D. Nilsen, Portable Execution Time Analysis for RISC-Processors, ACM SIGPLAN Workshop on Language, Compiler and Tool Support for Real-Time Systems, 1994.
31. G. Ottosson, M. Sjödin, Worst-case execution time analysis for modern hardware architectures, in: Proceedings of the SIGPLAN Workshop on Languages, Compilers and Tools for Real-Time Systems (LCT-RTS), 1997.
32. C.Y. Park, Predicting Deterministic Executions Times of Real-Time Programs, Technical report 98195, University of Washington, Seattle, 1992.
33. Puschner P., Koza C. Calculating the maximum execution time of real-time programs. Journal of Real-Time Systems. 1(2):1989;159-176.
34. J. Richert, Integration of mechatronic design tools with cAMeL, exemplified by vehicle convoy control design, IEEE International Symposium on Computer-Aided Control System Design, Dearborn, Michigan, 1996.
35. J. Richert, M. Hahn, DSS-DSL-DSC - The Three Levels of a Model Description Language for Mechatronic Systems, Tampere International Conference on Machine Automation, Mechatronics Spells Profitability, Tampere, Finland, 1994.