A 16-Bit 250-kHz Delta-Sigma Modulator and Decimation Filter

IEEE Journal of Solid-State Circuits

Volumn 35, Issue 4, 2000, Pages 458-467

  Maulik, Prabir C ^a,b,e,f,g   Chadha, Mandeep S ^a,c,h,i   Lee, Wai L ^a,j,k   Crawley, Philip J ^a,d  

^a Cirrus Logic   (United States)

^b ANALOG DEVICES INC   (United States)

^c Cicada Semiconductor Corporation   (United States)

^d MAXIM INTEGRATED PRODUCTS   (United States)

^e INDIAN INSTITUTE OF TECHNOLOGY   (India)

^f UNIVERSITY OF FLORIDA   (United States)

^g CARNEGIE MELLON UNIVERSITY   (United States)

^h BIRLA INSTITUTE OF TECHNOLOGY AND SCIENCE   (India)

ⁱ PURDUE UNIVERSITY   (United States)

^j MASSACHUSETTS INSTITUTE OF TECHNOLOGY   (United States)

^k HEWLETT PACKARD LABORATORIES   (United States)

more..

Author keywords

Analog digital conversion; Digital filters; FIR digital filters; Mixed analog digital integrated circuits; Parallel architectures; Sigma delta modulation

Indexed keywords

EID: 0000460166     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/4.839906     Document Type: Article

References (19)

1. T. Brooks, D.H. Robertson, D. F. Kelly, A. Del Muro, and S. W. Harston, "A cascaded sigma-delta pipeline A/D converter with 1.25MHz signal bandwidth and 89 dB SNR," IEEE J. Solid-State Circuits, vol. 32, pp. 1896-1906, Dec. 1997.
2. R. Schreier, "An empirical study of high-order single-bit delta-sigma modulators," IEEE Trans. Circuits Syst. II, vol. 40, pp. 461-166, Aug. 1993.
3. C. D. Thompson and S. Bernadas, "A digitally corrected 20b delta-sigma modulator," in Proc. IEEE ISSCC'94, Feb. 1994, pp. 194-195.
4. W. L. Lee and C. G. Sodini, "A topology for higher order interpolative coders," in Proc. IEEE ISCAS'87, May 1987, pp. 459-462.
5. D. B. Ribner, R. D. Baertsch, S. L. Garverick, D. T. McGrath, J. E. Krisciunas, and T. Fujii, "A third-order multistage sigma-delta modulator with reduced sensitivity to nonidealities," IEEE J. Solid-State Circuits, vol. 26, pp. 1764-1774, Dec. 1991.
6. S. R. Norsworthy et al., "A 14-bit 80-kHz sigma-delta A/D converter: Modeling, design and performance evaluation," IEEE J. Solid-State Circuits, vol. SC-24, pp. 256-266, Apr. 1989.
7. D. Kasha et al., "A 16mW, 120dB linear switched-capacitor delta-sigma modulator with dynamic biasing," in Proc. ESSCIRC 1998, Sept. 1998, pp. 160-163.
8. A. Marques, V. Peluso, M. Steyaert, and W. Sansen, "A 15-b resolution 2-MHz Nyquist rate delta-sigma ADC in a 1-μm CMOS technology," IEEE J. Solid-State Circuits, vol. 33, pp. 1065-1075, July 1998.
9. B. Boser and B. Wooley, "The design of sigma-delta modulation analog-to-digital converters," IEEE J. Solid-State Circuits, vol. 23, pp. 1298-1308, Dec. 1988.
10. K. Bult and G. Geelen, "A fast-settling CMOS op amp for SC circuits with 90dB DC gain," IEEE J. Solid-State Circuits, vol. 25, pp. 1379-1384, Dec. 1990.
11. E. B. Hogenauer, "An economical class of digital filters for decimation and interpolation," IEEE Trans. Acoust., Speech, Signal Processing, vol. ASSP-29, pp. 155-162, Apr. 1981.
12. R. E. Crochiere and L. R. Rabiner, "Interpolation and decimation of digital signals - A tutorial review," Proc. IEEE, vol. 69, pp. 300-331, Mar. 1981.
13. J. H. Mclellan, T. W. Parks, and L. R. Rabiner, "A computer program for designing optimum FIR linear phase digital filters," IEEE Trans. Audio Electroacoust., vol. AU-21, pp. 506-526, Dec. 1973.
14. A. V. Oppenheim and R. W. Schafer, Digital Signal Processing. Englewood Cliffs, NJ: Prentice-Hall, 1975.
15. Y. C. Lim and S. R. Parker, "FIR filter design over a discrete powers-of-two coefficient space," IEEE Trans. Acoust., Speech, Signal Processing, vol. ASSP-31, pp. 583-591, June 1983.
16. K. Lin and J. Paulos, "Area efficient decimation filter for an 18-bit delta-sigma ADC," presented at the 98th Audio Engineering Society Convention, Paris, France, Feb. 1995.
17. K. Lin et al., "Digital filters for high performance audio delta-sigma analog-to-digital and digital-to-analog conversions," in Proc. Int. Conf. Signal Processing, Oct. 1996.
18. E. J. Swanson et al., "Method for reducing effects of electrical noise in an analog-to-digital converter," U. S. Patent 4 746 899, May 1988.
19. R. Gregorian and G. C. Temes, Analog MOS Integrated Circuits for Signal Processing. New York: Wiley, 1986.