The Mirrored Lateral SCR (MILSCR) as an ESD Protection Structure: Design and Optimization Using 2-D Device Simulation

IEEE Journal of Solid-State Circuits

Volumn 34, Issue 9, 1999, Pages 1283-1289

  Delage, Christelle ^a,b   Nolhier, Nicolas ^a,c,d   Bafleur, Marise ^a,b,d,e   Dorkel, Jean Marie ^a,d   Hamid, Jo ^b,f   Givelin, Philippe ^b,c   Lin Kwang, Jacques ^b,g  

^a LAAS CNRS   (France)

^b MOTOROLA INC   (United States)

^c INSA   (France)

^d UNIVERSITÉ DE TOULOUSE   (France)

^e IBM   (France)

^f CPE LYON   (France)

^g Unité de Recherches Mesures Physiques Métrologie   (France)

Author keywords

Electrostatic discharge (ESD) protection; Silicon controlled rectifier (SCR); Two dimensional (2 D) device simulation

Indexed keywords

EID: 0000430988     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/4.782089     Document Type: Article

References (9)

1. "ATLAS user manual V1.5.0," Silvaco Int., Santa Clara, CA, 1996.
2. A. Amerasekera and C. Duvvury, ESD in Silicon Integrated Circuits. New York: Wiley, 1995.
3. D. L. Lin, "Thermal breakdown of VLSI by ESD pulses," in Proc. Int. Reliability Physics Symp., 1990, pp. 281-287.
4. P. L. Hower and V. Gopala Krishna Reddi, "Avalanche injection and second breakdown in transistors," IEEE Trans. Electron Devices, vol. ED-17, no. 4, pp. 320-335, 1970.
5. M. Rudan, M. Lorenzini, M. C. Vecchi, M. Valdinoci, and D. Ventura, "Device modeling: Limitations and perspectives for advanced technologies," in Proc. ESSDERC, Sept. 1998, pp. 25-32.
6. C.-Y. Wu, M.-D. Ker, C.-Y. Lee, and J. Ko, "A new on-chip ESD protection circuit with dual parasitic SCR structures for CMOS VLSI," IEEE J. Solid-State Circuits, vol. 27, pp. 274-280, Mar 1992.
7. D. B. Estreich, "The physics and modeling of latch-up in CMOS integrated circuits," Tech. Rep. G-201-9, Nov. 1980.
8. R. Rountree, "Circuit structure with enhanced electrostatic discharge protection," U.S. Patent 4 939 616, 1990.
9. A. Chatterjee, "A low voltage triggering SCR for on-chip ESD protection at output and input pads," IEEE Electron Device Lett., vol. 12, pp. 21-22, Jan. 1991.