A recursive technique for computing lower-bound performance of schedules

ACM Transactions on Design Automation of Electronic Systems

Volumn 1, Issue 4, 1996, Pages 443-455

  Langevin, M ^a   Cerny, E ^a  

^a UNIVERSITÉ DE MONTRÉAL   (Canada)

Author keywords

Data flow graph; Lower bound on performance; Microcode optimization; Resource constraints; Scheduling

Indexed keywords

EID: 0000419685     PISSN: 10844309     EISSN: None     Source Type: Journal    
DOI: 10.1145/238997.239002     Document Type: Article

References (18)

1. BENNOUR, I. AND ABOULHAMID, E. M. 1997. Lower-bounds on the iteration and initiation interval of functional pipelining and loop folding. Des. Autom. Embedded Syst. (to appear).
2. CAMPOSANO, R. AND WILBERG, J. 1996. Embedded system design. Des. Autom. Embedded Syst. 1, 5-50.
3. DEWILDE, P., DEPRETTERE, E., AND NOUTA, R. 1985. Parallel and pipelined VLSI implementation of signal processing algorithms. In VLSI and Modern Signal Processing, S. Y. Kung, H. J. Whitehouse, T. Kailath, Eds., Prentice-Hall, Englewood Cliffs, NJ.
4. GAJSKI, D. D., VAHID, F., NARAYAN, S., AND GONG, J. 1994. Specification and Design of Embedded Systems. Prentice Hall, Englewood Cliffs, NJ.
5. GAREY, M. R. AND JOHNSON, D. S. 1979. Computers and Intractability: A Guide to the Theory of NP-Completeness. W. H. Freeman, San Francisco.
6. GEBOTYS, C. H. AND ELMASRY, M. I. 1991. Simultaneous scheduling and allocation for cost constrained optimal architectural synthesis. In Proceedings of DAC (San Francisco, CA, June 17-21), 2-7.
7. HWANG, C.-T., LEE, J.-H., AND HSU, Y.-C. 1991. A formal approach to the scheduling problem in high level synthesis. IEEE Trans. CAD 10, 464-475.
8. HWANG, K. AND BRIGGS, F. A. 1986. Computer Architecture and Parallel Processing. McGraw-Hill, New York.
9. JAIN, R., KUCUKCAKAR, K., MLINAR, M. J., AND PARKER, A. C. 1989. Experience with the ADAM synthesis system. In Proceedings of DAC (Las Vegas, NE, June 25-29), 56-61.
10. LANGEVIN, M., CERNY, E., WILBERG, J., AND VIERHAUS, H.-T. 1995. Local microcode generation in system design. In Code Generation for Embedded Processors, P. Marwedel and G. Goossens, Eds., Kluwer Academic, Boston, MA, Ch. 10, 171-187.
11. MCFARLAND, M. C., PARKER, A. C., AND CAMPOSANO, R. 1988. Tutorial on high-level synthesis. In Proceedings of DAC (Anaheim, CA, June 12-15), 330-336.
12. PAPACHRISTOU, C. A. AND KONUK, H. 1989. A high-level synthesis technique based on linear programming. Tech. Rep., Computer Engineering and Science Dept., Case Western Reserve Univ., Nov.
13. PARK, N. AND PARKER, A. C. 1988. Sehwa: A software package for synthesis of pipelines from behavioral specifications. IEEE Trans. CAD 7, 356-370.
14. PAULIN, P. G. AND KNIGHT, J. P. 1989. Force-directed scheduling for the behavioral synthesis of ASIC's. IEEE Trans. CAD 8, 661-679.
15. RABAEY, J. M. AND POTKONJAK, M. 1994. Estimating implementation bounds for real time DSP application specific circuits. IEEE Trans. CAD 13, 669-683.
16. RIM, M. AND JAIN, R. 1994. Lower-bound performance estimation for high-level synthesis scheduling problem. IEEE Trans. CAD 13, 451-458.
17. SHARMA, A. AND JAIN, R. 1993. Estimating architectural resources and performance for high-level synthesis applications. IEEE Trans. VLSI Syst. 1.
18. TIMMER, A. H. AND JESS, J. A. G. 1993. Execution interval analysis under resource constraints. In Proceedings of ICCAD (Santa Clara, CA, Nov. 7-11), 454-459.