-
1
-
-
0027869319
-
O.CV supply %-oltage 0.25urn E/D-HJFET (IS3T) technology for low power consumption and high speed LSIs
-
H. Hida, M. Tokushima, T. Maeda, M. Ishikawa, M. Pukaishi, K. Numata, and Y. Ohno, "O.CV supply %-oltage 0.25urn E/D-HJFET (IS3T) technology for low power consumption and high speed LSIs," IEEE GaAs IC Symposium Technical Digest, pp.197-200, 1993.
-
(1993)
IEEE GaAs IC Symposium Technical Digest
, pp. 197-200
-
-
Hida, H.1
Tokushima, M.2
Maeda, T.3
Ishikawa, M.4
Pukaishi, M.5
Numata, K.6
Ohno, Y.7
-
2
-
-
33746467275
-
Application of phase-shifting mask technology to 0.17/im-gate GaAs MESFET for ultra high speed IC's
-
T. Ohshima, N. Yamamoto, T. Ichioka, T. Kimura, and Y. Sano, "Application of phase-shifting mask technology to 0.17/im-gate GaAs MESFET for ultra high speed IC's," IEEE Device Research Conference Technical Digest, VIB-1, 1994.
-
(1994)
IEEE Device Research Conference Technical Digest
, vol.VIB-1
-
-
Ohshima, T.1
Yamamoto, N.2
Ichioka, T.3
Kimura, T.4
Sano, Y.5
-
3
-
-
0029264311
-
Silicon bipolar chipsct for SONET/SDH 10Gbit/s fiber-optic communication links
-
March
-
L. Andersson, B. Rudberg, T. Lewin, M. Reed, S. Planar, and S. Sundaram, "Silicon bipolar chipsct for SONET/SDH 10Gbit/s fiber-optic communication links," IEEE J. Solid' State Circuits, vol.30, no.3, pp.210-218, March 1995.
-
(1995)
IEEE J. Solid State Circuits
, vol.30
, Issue.3
, pp. 210-218
-
-
Andersson, L.1
Rudberg, B.2
Lewin, T.3
Reed, M.4
Planar, S.5
Sundaram, S.6
-
4
-
-
0027558341
-
10-Gb/s silicon bipolar 8 : 1 multiplexer and 1 : 8 demultiplexer
-
March
-
C. Stout and J. Doernberg, "10-Gb/s silicon bipolar 8 : 1 multiplexer and 1 : 8 demultiplexer," IEEE J. Solid-State Circuits, vol.28, no.3, pp.339-343, March 1993.
-
(1993)
IEEE J. Solid-State Circuits
, vol.28
, Issue.3
, pp. 339-343
-
-
Stout, C.1
Doernberg, J.2
-
5
-
-
0026384825
-
A 10-GIIz 8-b multiplexer/demultiplexer chip set for the SONET STS-192 system
-
Dec.
-
K. Ishida, H. Wakimoto, K. Yoshihara, M. Komo, S. Shimizu, Y. Kitura, K. Tomida, T. Suzuki, and U. Uchitomi, "A 10-GIIz 8-b multiplexer/demultiplexer chip set for the SONET STS-192 system," IEEE J. Solid-State Circuits, vol.26, no.12, pp.1936-1943, Dec. 1991.
-
(1991)
IEEE J. Solid-State Circuits
, vol.26
, Issue.12
, pp. 1936-1943
-
-
Ishida, K.1
Wakimoto, H.2
Yoshihara, K.3
Komo, M.4
Shimizu, S.5
Kitura, Y.6
Tomida, K.7
Suzuki, T.8
Uchitomi, U.9
-
6
-
-
0031170014
-
Analysis of the operating-speed and power con- -41 sumption of GaAs DCFL D-type nip-flops
-
June
-
T. Maeda, "Analysis of the operating-speed and power con- -41 sumption of GaAs DCFL D-type nip-flops," Solid-State Electronics, vol.41, no.6, pp.807-811, June 1997.
-
(1997)
Solid-State Electronics
, vol.41
, Issue.6
, pp. 807-811
-
-
Maeda, T.1
-
7
-
-
0031272868
-
Analytical expression for operating speed of GaAs SCFL D-type flip-flops
-
Nov.
-
T. Maeda and M. Fujii, "Analytical expression for operating speed of GaAs SCFL D-type flip-flops," Solid-State Electronics, vol.41, no.ll, pp.1687-1691, Nov. 1997.
-
(1997)
Solid-State Electronics
, vol.41
, Issue.11
, pp. 1687-1691
-
-
Maeda, T.1
Fujii, M.2
-
8
-
-
0030082587
-
A high-speed lowpower tri-state driver flip flop for ultra-low supply voltage GaAs heterojunction FET LSIs
-
Feb.
-
T. Maeda, K. Numata, M. Tokushima, M. Ishikawa, M. Fnkaishi, H. Hida, and Y. Ohno, "A high-speed lowpower tri-state driver flip flop for ultra-low supply voltage GaAs heterojunction FET LSIs," IEEE J. Solid-State Cir- cuits, vol.31, no.2, pp.240-246, Feb. 1996.
-
(1996)
IEEE J. Solid-State Cir Cuits
, vol.31
, Issue.2
, pp. 240-246
-
-
Maeda, T.1
Numata, K.2
Tokushima, M.3
Ishikawa, M.4
Fnkaishi, M.5
Hida, H.6
Ohno, Y.7
-
9
-
-
0028733870
-
A 20 GHz 8 bit multiplexer IC implemented with 0.5 μm WNx/W-gate GaAs MESFETs
-
Dec.
-
T. Seshita, Y. Ikcda, H. Wakimoto, K. Ishida, T. Terada, T. Matsunaga, T. Suzuki, Y. Kitamura, and N. Uchitomi, "A 20 GHz 8 bit multiplexer IC implemented with 0.5 μm WNx/W-gate GaAs MESFETs," IEEE J. Solid-State Circuits, vol.29, no.12, pp.1583-1588, Dec. 1994.
-
(1994)
IEEE J. Solid-State Circuits
, vol.29
, Issue.12
, pp. 1583-1588
-
-
Seshita, T.1
Ikcda, Y.2
Wakimoto, H.3
Ishida, K.4
Terada, T.5
Matsunaga, T.6
Suzuki, T.7
Kitamura, Y.8
Uchitomi, N.9
-
10
-
-
0025404858
-
HGb/s multiplexer and demultiplexer using 0.15/im GaAs MESFETs
-
March
-
M. Ohhata, Y. Yamane, T. Enoki, S. Sugitani, N. Kato, and M. Hirayama, "HGb/s multiplexer and demultiplexer using 0.15/im GaAs MESFETs," Electron Lett., vol.29, no.7, pp.467-468, March 1990.
-
(1990)
Electron Lett.
, vol.29
, Issue.7
, pp. 467-468
-
-
Ohhata, M.1
Yamane, Y.2
Enoki, T.3
Sugitani, S.4
Kato, N.5
Hirayama, M.6
-
11
-
-
33746462477
-
A 10-Gb/s GaAs 4-bit multiplexer and demultiplexer
-
M. Ohhata, Y. Yamane, T. Enoki, S. Sugitani, N. Kato, and M. Hirayama, "A 10-Gb/s GaAs 4-bit multiplexer and demultiplexer," Proc. 3rd Asia-Pacific Microwave Conf., pp.1131-1134, 1990.
-
(1990)
Proc. 3rd Asia-Pacific Microwave Conf.
, pp. 1131-1134
-
-
Ohhata, M.1
Yamane, Y.2
Enoki, T.3
Sugitani, S.4
Kato, N.5
Hirayama, M.6
-
12
-
-
0026622680
-
High speed 8 : 1 multiplexer and 1 : 8 demultiplexcr ICs using GaAs DCFL circuit
-
K. Tanaka, M. Shikata, T. Kimura, Y. Sano, and M. Akiyama, "High speed 8 : 1 multiplexer and 1 : 8 demultiplexcr ICs using GaAs DCFL circuit," IEEE GaAs IC Symposium Technical Digest, pp.229-232, 1991.
-
(1991)
IEEE GaAs IC Symposium Technical Digest
, pp. 229-232
-
-
Tanaka, K.1
Shikata, M.2
Kimura, T.3
Sano, Y.4
Akiyama, M.5
-
13
-
-
0032027373
-
A 150-mW 8 : 1 MUX and 170-mW 1 : 8 DEMUX for 2.4-Gb/s optical-fiber communication systems using n-AlGaAs/i-InGaAs HJFETs
-
March
-
M. Fujii, K. Numata, T. Maeda, M. Tokushima, S. Wada, M. Fukaishi, and M. Ishikawa, "A 150-mW 8 : 1 MUX and 170-mW 1 : 8 DEMUX for 2.4-Gb/s optical-fiber communication systems using n-AlGaAs/i-InGaAs HJFETs," IEEE Trans. Very Large Scale Integration Systems, vol.6, no.3, pp.43-46, March 1998.
-
(1998)
IEEE Trans. Very Large Scale Integration Systems
, vol.6
, Issue.3
, pp. 43-46
-
-
Fujii, M.1
Numata, K.2
Maeda, T.3
Tokushima, M.4
Wada, S.5
Fukaishi, M.6
Ishikawa, M.7
-
14
-
-
0042588502
-
Low damage and selective etching of GaAs using BCls/SFe gas in ECR plasma
-
24th SOTAPOCS
-
H. Oikawa, M. Kohno, A. Mochizuki, and Y. Nashimoto, "Low damage and selective etching of GaAs using BCls/SFe gas in ECR plasma," Electrochem. Soc. Proc., vol.96-2, 24th SOTAPOCS, pp.246-252, 1996.
-
(1996)
Electrochem. Soc. Proc.
, vol.96
, Issue.2
, pp. 246-252
-
-
Oikawa, H.1
Kohno, M.2
Mochizuki, A.3
Nashimoto, Y.4
-
15
-
-
85027119581
-
Water-rinse posttreatment for GaAs/AlGaAs selective dry etching
-
25th SOTAPOCS
-
M. Kohno, H. Oikawa, S. Asai, H. Tsutsui, T. Matsumura, and Y. Nashimoto, "Water-rinse posttreatment for GaAs/AlGaAs selective dry etching," Electrochem. Soc. Proc., vol.96-15, 25th SOTAPOCS, pp.4955, 1996.
-
(1996)
Electrochem. Soc. Proc.
, vol.96
, Issue.15
, pp. 4955
-
-
Kohno, M.1
Oikawa, H.2
Asai, S.3
Tsutsui, H.4
Matsumura, T.5
Nashimoto, Y.6
-
16
-
-
0029484832
-
Ultra-Iow-powerconsumption heterojunction FET 8 : 1 MUX/1 : 8 DEMUX for 2.4-Gbps optical-fiber communication systems
-
K. Numata, M. Fujii, T. Maeda, M. Tokushima, S. Wada, M. Fukaishi, and M. Ishikawa, "Ultra-Iow-powerconsumption heterojunction FET 8 : 1 MUX/1 : 8 DEMUX for 2.4-Gbps optical-fiber communication systems," IEEE GaAs IC Symposium Technical Digest, pp.39-43, 1995.
-
IEEE GaAs IC Symposium Technical Digest
, pp. 39-43
-
-
Numata, K.1
Fujii, M.2
Maeda, T.3
Tokushima, M.4
Wada, S.5
Fukaishi, M.6
Ishikawa, M.7
|