Elementary function generators for neural-network emulators

IEEE Transactions on Neural Networks

Volumn 11, Issue 6, 2000, Pages 1438-1449

  Vassiliadis, Stamatis ^a,b   Zhang, Ming ^a,c   Delgado Frias, José G ^a,d  

^a IEEE   (Netherlands)

^b DELFT UNIVERSITY OF TECHNOLOGY   (Netherlands)

^c AT and T Wireless   (United States)

^d University of Virginia   (United States)

Author keywords

Elementary function generators; Hardwired neuroemulators; Neural network functions; Piecewise approximation; Square root implementation; Trigonometric functions

Indexed keywords

EID: 0000011402     PISSN: 10459227     EISSN: None     Source Type: Journal    
DOI: 10.1109/72.883475     Document Type: Article

References (23)

1. J. L. Holt and J. N. Hwang, "Finite precision error analysis of neural network hardware implementations," IEEE Trans. Comput., vol. 42, pp. 281-290, Mar. 1993.
2. W. Lin, J. G. Delgado-Frias, S. Vassiliadis, and G. G. Pechanek, "Machine and bit precision influrence on the Hopfield-Tank model for the TSP," in Proc. Int. Joint Conf. Neural Networks, Japan, Oct. 1993.
3. H. K. Kwan, "Digital implementation methods for nonlinear functions in neural networks," IEEE Trans. Neural Networks, to be published.
4. A. Murtagh and A. C. Tsoi, "Implementation issues of sigmoid function and its derivative for VLSI digital neural networks," in Proc. Inst. Elect. Eng., vol. 139, Pt. E, May 1992, pp. 207-214.
5. C. Alippi and G. Storti-Gajani, "Simple approximation of sigmoid functions: Realistic design of digital VLSI neural networks," in Int. Symp. Circuits Syst., 1991, pp. 1505-1508.
6. D. J. Myers and G. Storti-Gajani, "Efficient implementation of piecewise linear activation function for digital VLSI neural networks," Electron. Lett., vol. 25, no. 24, pp. 1662-1663, Nov. 1989.
7. W. Byrne, "Alternating minimization and Boltzmann machine learning," IEEE Trans. Neural Networks, vol. 3, pp. 612-620, July 1992.
8. T. A. Brubaker and J. C. Becker, "Multiplication using logarithms implemented with read-only memory," IEEE Trans. Comput., vol. 24, Aug. 1975.
9. P. Treleaven, M. Pacheco, and M. Vellasco, "VLSI architectures for neural networks," IEEE Micro., pp. 8-27, Dec. 1989.
10. P. Treleaven and M. Vellasco, "Neural networks on silicon," in Wafer Scale Integration, III, M. Sami and F. Distante, Eds. Amsterdam, The Netherlands: Elsevier, 1990.
11. M. Zhang, J. G. Delgado-Frias, S. Vassiliadis, and G. G. Pechanek, "Hardwired sigmoid generator," IBM Endicott, NY, IBM Tech. Rep. TR 01.C492, Dec. 1992.
12. P. T. Tang, "Table-driven implementation of the exponential function for IEEE floating-point arithmetic," ACM Trans. Math. Software, vol. 15, no. 2, pp. 144-157, June 1989.
13. S. Gal and B. Bachelis, "An accurate elementary mathematical library for the IEEE floating point standard," ACM Trans. Math. Software, vol. 17, no. 1, pp. 26-45, March 1991.
14. T. C. Chen, "Automatic computations of exp, log, ratios and square," IBM J. Res. Dev., p. 380, July 1972.
15. S. Vassiliadis, D. S. Lemon, and M. Putrino, "AS/370 sign-magnitude floating point adder," IEEE J. Solid-State Circuits, vol. 24, pp. 1062-1070, Aug. 1989.
16. D. Hammerstrom, "A VLSI architecture for high-performance, low-cost, on-chip learning," in IEEE Int. Joint Conf. Neural Networks, vol. II, June 1990, pp. 537-544.
17. U. Ramacher, M. Wesseling, and K. Goser, "WSI architecture of a neurocomputer module," in IEEE Int. Conf. Wafer Scale Integration, 1990, pp. 124-130.
18. F. Blayo and P. Hurat, "A VLSI systolic array dedicated to Hopfield neural network," in VLSI Artificial Intell., J. Delgado-Frias and W. Moore, Eds. Boston, MA: Kluwer, 1989, pp. 255-264.
19. S. Vassiliadis, G. Pechanek, and J. Delgado-Frias, "SPIN: A sequential pipelined neurocomputer," in Proc. IEEE Int. Conf. Tools Artificial Intell., San Jose, CA, Nov. 1991.
20. G. G. Pechanek, S. Vassiliadis, and J. G. Delgado-Frias, "Digital neural emulators using tree accumulation and communication structures," IEEE Trans. Neural Networks, vol. 3, pp. 934-950, Nov. 1992.
21. J. G. Delgado-Frias, S. Vassiliadis, G. G. Pechanek, W. Lin, S. Barber, and H. Ding, "A VLSI pipelined neuroemulator," in VLSI for Neural Networks and Artificial Intelligence, J. Delgado-Frias and W. Moore, Eds. New York: Plenum, 1993.
22. S. Vassiliadis, J. G. Delgado-Frias, and M. Zhang, "First-order piece-wise sigmoid generator," Artificial Neural Networks in Engineering, Nov. 1993.
23. S. Vassiliadis, M. Zhang, and J. G. Delgado-Frias, "Elementary function generators for neural network emulators," IBM, Austin, TX, IBM Tech. Rep. TR 51.0802, Dec. 1993.